US20070007662A1 - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
US20070007662A1
US20070007662A1 US11/478,485 US47848506A US2007007662A1 US 20070007662 A1 US20070007662 A1 US 20070007662A1 US 47848506 A US47848506 A US 47848506A US 2007007662 A1 US2007007662 A1 US 2007007662A1
Authority
US
United States
Prior art keywords
bump
region
semiconductor device
electrode pad
forbidden
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US11/478,485
Inventor
Akinori Shindo
Masatoshi Tagaki
Hideaki Kurita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Assigned to SEIKO EPSON CORPORATION reassignment SEIKO EPSON CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: KURITA, HIDEAKI, SHINDO, AKINORI, TAGAKI, MASATOSHI
Publication of US20070007662A1 publication Critical patent/US20070007662A1/en
Priority to US12/070,321 priority Critical patent/US20080142967A1/en
Priority to US12/070,319 priority patent/US20080142905A1/en
Priority to US12/070,320 priority patent/US7777334B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/11—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823475—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type interconnection or wiring or contact manufacturing related aspects
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001—Internal layers
    • H01L2224/05099—Material
    • H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05166—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05624—Aluminium [Al] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/05599—Material
    • H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666—Titanium [Ti] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0615—Mirror array, i.e. array having only a reflection symmetry, i.e. bilateral symmetry
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/1147—Manufacturing methods using a lift-off mask
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13012—Shape in top view
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1301—Shape
    • H01L2224/13012—Shape in top view
    • H01L2224/13013—Shape in top view being rectangular or square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144—Gold [Au] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13155—Nickel [Ni] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00013—Fully indexed content
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01005—Boron [B]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01015—Phosphorus [P]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01022—Titanium [Ti]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01032—Germanium [Ge]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01082—Lead [Pb]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/13—Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304—Transistor
    • H01L2924/1306—Field-effect transistor [FET]
    • H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901—Structure
    • H01L2924/1904—Component type
    • H01L2924/19043—Component type being a resistor

Definitions

  • the present invention relates to a semiconductor device.
  • a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • a bump formed in the opening and having a rectangular planar shape having a short side and a long side, the bump at least partially covering the element when viewed from a top side,
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the short side of the bump being a forbidden region.
  • a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad;
  • a lead wire formed on the bump and overlapping one side of the bump when viewed from a top side
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the one side of the bump and a side opposite to the one side being a forbidden region in which the element formation region is not provided.
  • a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad;
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from an edge of the bump being a forbidden region.
  • FIG. 1 is a view illustrative of a semiconductor device according to a first embodiment.
  • FIG. 2 is a view illustrative of the semiconductor device according to the first embodiment.
  • FIG. 3 is a view illustrative of the semiconductor device according to the first embodiment.
  • FIG. 4 is a view illustrative of a semiconductor device according to a second embodiment.
  • FIG. 5 is a view illustrative of a semiconductor device according to the first and second embodiments.
  • FIG. 6 is a view illustrative of the semiconductor device according to the first and second embodiments.
  • the invention may provide a highly reliable semiconductor device in which a semiconductor element can be formed under a bump.
  • a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad;
  • a bump formed in the opening and having a rectangular planar shape having a short side and a long side, the bump at least partially covering the element when viewed from a top side,
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the short side of the bump being a forbidden region.
  • the semiconductor device includes the semiconductor layer including the element formation region and the isolation region provided around the element formation region, wherein the semiconductor positioned under the bump is the element formation region and the forbidden region is provided in a specific region positioned inward and outward from the short side of the bump. Stress tends to occur in a specific region positioned inward and outward from the short side of the bump. Therefore, cracks tend to occur in the interlayer dielectric disposed above the forbidden region. For example, when a semiconductor element such as a MOS transistor is formed in the forbidden region, the characteristics of the MOS transistor may deteriorate. In the semiconductor device according to this embodiment, the above-described problem is eliminated by providing the forbidden region in the above specific range.
  • the semiconductor layer positioned under the bump is provided as the element formation region, and a semiconductor element is disposed under the bump at a position in which the semiconductor element can be formed without causing a problem.
  • a semiconductor device which can be scaled down and maintains reliability can be provided by disposing a semiconductor element under the bump at a position in which the reliability is not affected without disposing a semiconductor element at a position in which the reliability may be impaired.
  • a specific layer B (hereinafter called “layer B”) formed above a specific layer A (hereinafter called “layer A”)” includes the case where the layer B is directly formed on the layer A and the case where the layer B is formed on the layer A through another layer.
  • the semiconductor device according to this embodiment may have the following features.
  • the forbidden region may be a range within 1.0 to 2.5 micrometers outward from a line extending vertically downward from the short side of the bump.
  • the forbidden region may be a range within 1.0 to 2.5 micrometers inward from a line extending vertically downward from the short side of the bump.
  • a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad;
  • a lead wire formed on the bump and overlapping one side of the bump when viewed from a top side
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the one side of the bump and a side opposite to the one side being a forbidden region in which the element formation region is not provided.
  • this embodiment has the same advantage as that of the above invention and can provide a semiconductor device which is scaled down and provided with improved reliability by disposing a semiconductor element under the bump at a position in which the reliability is not affected without disposing a semiconductor element at a position in which the reliability may be impaired.
  • the semiconductor device according to this embodiment may have the following features.
  • the forbidden region may be a range within 1.0 to 2.5 micrometers outward from a line extending vertically downward from the one side and the side opposite the one side of the bump.
  • the forbidden region may be a range within 1.0 to 2.5 micrometers inward from a line extending vertically downward from the one side and the side opposite the one side of the bump.
  • a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad;
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from an edge of the bump being a forbidden region.
  • this embodiment has the same advantage as that of the above invention and can provide a semiconductor device which is scaled down and provided with improved reliability by disposing a semiconductor element under the bump at a position in which the reliability is not affected without disposing a semiconductor element at a position in which the reliability may be impaired.
  • the forbidden region may be a range within 1.0 to 2.5 micrometers outward from a line extending vertically downward from the edge of the bump.
  • the forbidden region may be a range within 1.0 to 2.5 micrometers inward from a line extending vertically downward from the edge of the bump.
  • the element may be a transistor.
  • the forbidden region may be a forbidden region for a low-voltage-drive transistor.
  • a high-voltage transistor may be formed in the forbidden region.
  • FIG. 1 is a cross-sectional view schematically showing a semiconductor device according to a first embodiment of the invention
  • FIG. 2 is a plan view schematically showing the relationship between the shape of an electrode pad and a forbidden region in the semiconductor device according to the first embodiment.
  • FIG. 1 shows the cross section along the line X-X shown in FIG. 2 .
  • the semiconductor device includes a semiconductor layer 10 .
  • a semiconductor layer 10 a single crystal silicon substrate, a silicon on insulator (SOI) substrate in which a semiconductor layer is formed on an insulating layer, the semiconductor layer being a silicon layer, a germanium layer, or a silicon germanium layer, or the like may be used.
  • SOI silicon on insulator
  • An isolation insulating layer 20 is formed in the semiconductor layer 10 .
  • the isolation insulating layer 20 may be formed by a shallow trench isolation (STI) method, a local oxidation of silicon (LOCOS) method, or a semi-recessed LOCOS method.
  • FIG. 1 shows the isolation insulating layer 20 formed by the STI method.
  • An element formation region 10 A in which an element is formed and a forbidden region 12 are defined by forming the isolation insulating layer 20 .
  • the element formation region 10 A is a region provided under a bump, as described later.
  • the forbidden region 12 is the gray area shown in FIG. 1 , which is the semiconductor layer 10 in a specific range inside and outside the edge of the bump.
  • the forbidden region 12 is also described later.
  • an element formation region 10 B is provided outside the forbidden region 12 .
  • a low-voltage-drive metal insulator semiconductor (MIS) transistor 30 in which an insulating layer is not formed in an offset region is formed in the element formation region 10 A.
  • An MIS transistor 40 is formed in the element formation region 10 B in the same manner as in the element formation region 10 A.
  • the MIS transistor 30 includes a gate insulating layer 32 , a gate electrode 34 formed on the gate insulating layer 32 , and impurity regions 36 formed in the semiconductor layer 10 .
  • the impurity region 36 serves as a source region or a drain region.
  • the MIS transistor 40 is a low-voltage-drive transistor which has a structure similar to that of the MIS transistor 30 and includes a gate insulating layer 42 , a gate electrode 44 , and impurity regions 46 and in which an insulating layer is not formed in an offset region.
  • the element formation region 10 A according to the first embodiment refers to a region enclosed by the isolation insulating layer 20 (region indicated by slanted lines) when viewed from the top side, as shown in FIG. 3 . This also applies to the element formation region 10 B.
  • An interlayer dielectric 50 which covers the MIS transistors 30 and 40 and an interlayer dielectric 60 are formed above the MIS transistors 30 and 40 in that order.
  • the interlayer dielectric 50 and the interlayer dielectric 60 may be formed using a known material.
  • An interconnect layer 52 having a specific pattern is formed on the interlayer dielectric 50 .
  • the interconnect layer 52 and the impurity region 36 of the MIS transistor 30 are electrically connected through a contact layer 54 .
  • An electrode pad 62 is formed on the interlayer dielectric 60 .
  • the electrode pad 62 may be electrically connected with the interconnect layer 52 through a contact layer 64 .
  • the electrode pad 62 may be formed of a metal such as aluminum or copper.
  • the semiconductor device according to the first embodiment further includes a passivation layer 70 .
  • An opening 72 which exposes at least part of the electrode pad 62 is formed in the passivation layer 70 .
  • the opening 72 may be formed to expose only the center region of the electrode pad 62 .
  • the passivation layer 70 may be formed to cover the edge portion of the electrode pad 62 .
  • the passivation layer 70 may be formed of SiO 2 , SiN, a polyimide resin, or the like.
  • the term “electrode pad” refers to a region which includes the region in which the opening 72 is formed and has a width greater than that of the interconnect section.
  • a bump 80 is formed at least in the opening 72 .
  • the bump 80 is formed on the exposed surface of the electrode pad 62 .
  • the bump 80 is also formed on the passivation layer 70 .
  • the bump 80 may include one or more layers and may be formed of a metal such as gold, nickel, or copper.
  • the external shape of the bump 80 is not particularly limited.
  • the external shape of the bump 80 may be a quadrilateral (including square and rectangle) or a circle.
  • the external shape of the bump 80 may cover less area than that of the electrode pad 62 . In this case, the bump 80 may be formed only in the area in which the bump 80 overlaps the electrode pad 62 .
  • a barrier layer (not shown) may be formed in the lowermost layer of the bump 80 .
  • the barrier layer prevents diffusion between the electrode pad 62 and the bump 80 .
  • the barrier layer may include one or more layers.
  • the barrier layer may be formed by sputtering, for example.
  • the barrier layer may have a function of increasing the adhesion between the electrode pad 62 and the bump 80 .
  • the barrier layer may include a titanium tungsten (TiW) layer.
  • the outermost surface of the barrier layer may be an electroplating feed metal layer (e.g. Au layer) for depositing the bump 80 .
  • the forbidden region 12 is described below. As described above, the forbidden region 12 refers to the region of the semiconductor layer 10 positioned within a specific range inside and outside the edge of the bump 80 . An element formation region cannot be disposed in the forbidden region 12 .
  • the forbidden region 12 may be the range within 2.0 to 3.0 micrometers outward (in the direction opposite to the opening 72 ) from the edge of the bump 80 and within 2.0 to 3.0 micrometers inward (in the direction toward the opening 72 ) from the edge of the bump 80 .
  • the range of the forbidden region 12 is specified as described above for the following reasons.
  • the forbidden region 12 is provided in the range near the edge of the bump 80 in order to prevent the above-described problem.
  • the semiconductor layer positioned under the bump 80 is the element formation region 10 A, and the forbidden region 12 is provided in a specific region positioned outward from the edge of the bump 80 . Stress tends to occur in a specific region positioned outward from the edge of the bump 80 . Therefore, cracks tend to occur in the interlayer dielectrics 50 and 60 disposed above the forbidden region 12 . For example, when a semiconductor element such as a MIS transistor is formed in the forbidden region 12 , the characteristics of the MIS transistor may deteriorate. In the semiconductor device according to the first embodiment, the above-described problem is eliminated by providing the forbidden region 12 in the above specific range.
  • the semiconductor layer 10 positioned under the bump 80 is provided as the element formation region 10 A, and the semiconductor element is disposed the element formation region 10 A.
  • the first embodiment can provide a semiconductor device which can be scaled down and maintains reliability by disposing the semiconductor element under the bump 80 at a position in which the reliability is not affected without disposing the semiconductor element at a position in which the reliability may be impaired.
  • a conductive layer forming the gate electrode 34 may be used as an interconnect for connecting the semiconductor element with another element such as the MIS transistor 40 .
  • the portion of the conductive layer used as the interconnect may be formed in the forbidden region 12 .
  • FIG. 4 is a cross-sectional view schematically showing a semiconductor device according to the second embodiment.
  • the semiconductor device according to the second embodiment differs from the semiconductor device according to the first embodiment in that a semiconductor element is formed in the forbidden region 12 .
  • the following description merely illustrates the difference from the semiconductor device according to the first embodiment.
  • the semiconductor device according to the second embodiment includes the element formation region 10 A and the forbidden region 12 provided around the element formation region 10 A.
  • the element formation region 10 B is provided outside the forbidden region 12 in the same manner as in the semiconductor device according to the first embodiment, although not shown in FIG. 4 .
  • a high-voltage MOS transistor is formed in the forbidden region 12 .
  • a MOS transistor 100 having a LOCOS offset structure is formed in the forbidden region 12 .
  • the MOS transistor 100 includes an offset insulating layer 22 which is formed in the semiconductor layer 10 and reduces an electric field, a gate insulating layer 102 formed on the semiconductor layer 10 , a gate electrode 104 formed on part of the offset insulating layer 22 and the gate insulating layer 102 , and impurity regions 106 formed in the semiconductor layer outside the gate electrode 104 and serving as either a source region or a drain region.
  • FIG. 4 illustrates the case where the offset insulating layer 22 is formed by the semi-recessed LOCOS method. Note that the offset insulating layer 22 may be formed by the STI method, the LOCOS method, or the like.
  • some of the constituent elements of the MOS transistor 100 are formed in the semiconductor layer 10 in the forbidden region 12 .
  • the end of the gate electrode 104 is formed on the offset insulating layer 22 .
  • a structure in which the end of the gate electrode 104 (first conductive layer) is disposed on the semiconductor layer 10 through a thin insulating layer is not formed in the forbidden region 12 .
  • a problem which may occur when the MIS transistor 30 having the structure formed in the element formation region is formed in the forbidden region 12 is described below.
  • the MIS transistor 30 has a structure in which the end of the gate electrode 34 is formed on the semiconductor layer 10 , differing from the MOS transistor 100 .
  • stress tends to occur in the semiconductor layer 10 at a position at which the end of the gate electrode 34 is positioned.
  • cracks tend to occur in the interlayer dielectrics 50 and 60 positioned over the forbidden region 12 , whereby the film tends to deteriorate.
  • This effect may be exerted on the end of the gate electrode 34 at which stress occurs, whereby the gate insulating layer 32 may deteriorate. This may cause a leakage current to flow through the MIS transistor 30 .
  • the end of the gate electrode 104 is disposed on the offset insulating layer 22 in the forbidden region 12 , the above-described stress does not occur in the semiconductor layer 10 , whereby deterioration of the gate insulating layer 102 can be prevented.
  • This allows a semiconductor element having a specific structure to be disposed in the forbidden region 12 in addition to the element formation region 10 A provided under the bump 80 , whereby the semiconductor chip can be further scaled down. This increases the number of semiconductor chips formed on one wafer, whereby the manufacturing cost can be reduced.
  • FIG. 4 illustrates the case where the MOS transistor 100 is formed in the forbidden region 12 .
  • the second embodiment is not limited thereto.
  • the second embodiment also includes the case where part of the configuration of the MOS transistor 100 is formed in the forbidden region 12 .
  • a MOS transistor having a one-sided offset structure may be formed.
  • FIG. 5 is a plan view schematically showing the positional relationship among the bump 80 , the electrode pad 62 , and the forbidden region 12 .
  • the following description merely illustrates the difference from the semiconductor devices according to the first embodiment and the second embodiment.
  • the bump 80 is formed in the opening 72 on the electrode pad 62 , as shown in FIGS. 1 and 4 .
  • the opening 72 has a rectangular shape
  • the bump 80 formed in the opening 72 also has a rectangular shape.
  • the forbidden region 12 is provided in the semiconductor layer 10 positioned in a specific region outward from the edge of the short side of the bump 80 and inside and outside the edge of the electrode pad 62 .
  • This configuration has the following advantage when mounting the semiconductor device by the COF technology provided that the extension direction of a connection line 13 (lead wire) formed on a film is the direction along the long side of the bump 80 .
  • the bump 80 is pulled in the extension direction of the connection line, whereby stress occurs on the short side of the bump 80 .
  • a structure may be required in which the opening 72 and the bump 80 are formed in a rectangular shape to provide a number of openings 72 .
  • This modification can provide a semiconductor device which is scaled down and provided with improved reliability by providing the forbidden region 12 in an appropriate region in a semiconductor device having such rectangular bumps 80 .
  • the above embodiments illustrate the case where two interlayer dielectrics 50 and 60 are provided and one interconnect layer 52 is provided between the interlayer dielectrics 50 and 60 .
  • a structure may also be employed in which three or more interlayer dielectrics are stacked and interconnect layers in a number corresponding to the number of interlayer dielectrics are provided.
  • a sidewall insulating layer may be formed on the side surface of each of the gate electrodes 34 , 44 , and 104 (not shown in FIGS. 1 and 6 ).
  • a silicide layer may be formed on the upper surfaces of the gate electrodes 34 , 44 , and 104 and the impurity regions 36 , 46 , and 106 .
  • the invention includes various other configurations substantially the same as the configurations described in the embodiments (in function, method and result, or in objective and result, for example).
  • the invention also includes a configuration in which an unsubstantial portion in the described embodiments is replaced.
  • the invention also includes a configuration having the same effects as the configurations described in the embodiments, or a configuration able to achieve the same objective.
  • the invention includes a configuration in which a publicly known technique is added to the configurations in the embodiments.

Abstract

A semiconductor device including: a semiconductor layer including an element formation region and an isolation region provided around the element formation region; an element formed in the element formation region; an interlayer dielectric formed above the semiconductor layer; an electrode pad formed above the interlayer dielectric; a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad; and a bump formed in the opening and having a rectangular planar shape having a short side and a long side, the bump at least partially covering the element when viewed from a top side, and the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the short side of the bump being a forbidden region.

Description

  • Japanese Patent Application No. 2005-197927, filed on Jul. 6, 2005, and Japanese Patent Application No. 2006-74732, filed on Mar. 17, 2006, are hereby incorporated by reference in their entirety.
    • BACKGROUND OF THE INVENTION
  • The present invention relates to a semiconductor device.
  • In related-art technology, when disposing a semiconductor element such as a MOS transistor under a pad, the characteristics of the semiconductor element may be impaired due to stress during bonding. Therefore, the pad formation region and the semiconductor element formation region are separately provided in a semiconductor chip when viewed from the top side. However, since the semiconductor chip has been reduced in size and increased in degree of integration, disposition of the semiconductor element under a pad and a bump has been in demand. JP-A-2002-319587 discloses such technology, for example.
    • SUMMARY
  • According to a first aspect of the invention, there is provided a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • an element formed in the element formation region;
  • an interlayer dielectric formed above the semiconductor layer;
  • an electrode pad formed above the interlayer dielectric;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad; and
  • a bump formed in the opening and having a rectangular planar shape having a short side and a long side, the bump at least partially covering the element when viewed from a top side,
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the short side of the bump being a forbidden region.
  • According to a second aspect of the invention, there is provided a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • an element formed in the element formation region;
  • an interlayer dielectric formed above the semiconductor layer;
  • an electrode pad formed above the interlayer dielectric;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad;
  • a bump formed in the opening and at least partially covering the element when viewed from a top side; and
  • a lead wire formed on the bump and overlapping one side of the bump when viewed from a top side,
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the one side of the bump and a side opposite to the one side being a forbidden region in which the element formation region is not provided.
  • According to a third aspect of the invention, there is provided a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • an element formed in the element formation region;
  • an interlayer dielectric formed above the semiconductor layer;
  • an electrode pad formed above the interlayer dielectric;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad; and
  • a bump formed in the opening and covering the element when viewed from a top side,
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from an edge of the bump being a forbidden region.
    • BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
  • FIG. 1 is a view illustrative of a semiconductor device according to a first embodiment.
  • FIG. 2 is a view illustrative of the semiconductor device according to the first embodiment.
  • FIG. 3 is a view illustrative of the semiconductor device according to the first embodiment.
  • FIG. 4 is a view illustrative of a semiconductor device according to a second embodiment.
  • FIG. 5 is a view illustrative of a semiconductor device according to the first and second embodiments.
  • FIG. 6 is a view illustrative of the semiconductor device according to the first and second embodiments.
    • DETAILED DESCRIPTION OF THE EMBODIMENT
  • The invention may provide a highly reliable semiconductor device in which a semiconductor element can be formed under a bump.
  • (1) According to one embodiment of the invention, there is provided a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • an element formed in the element formation region;
  • an interlayer dielectric formed above the semiconductor layer;
  • an electrode pad formed above the interlayer dielectric;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad; and
  • a bump formed in the opening and having a rectangular planar shape having a short side and a long side, the bump at least partially covering the element when viewed from a top side,
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the short side of the bump being a forbidden region.
  • The semiconductor device according to this embodiment includes the semiconductor layer including the element formation region and the isolation region provided around the element formation region, wherein the semiconductor positioned under the bump is the element formation region and the forbidden region is provided in a specific region positioned inward and outward from the short side of the bump. Stress tends to occur in a specific region positioned inward and outward from the short side of the bump. Therefore, cracks tend to occur in the interlayer dielectric disposed above the forbidden region. For example, when a semiconductor element such as a MOS transistor is formed in the forbidden region, the characteristics of the MOS transistor may deteriorate. In the semiconductor device according to this embodiment, the above-described problem is eliminated by providing the forbidden region in the above specific range. The semiconductor layer positioned under the bump is provided as the element formation region, and a semiconductor element is disposed under the bump at a position in which the semiconductor element can be formed without causing a problem. Specifically, a semiconductor device which can be scaled down and maintains reliability can be provided by disposing a semiconductor element under the bump at a position in which the reliability is not affected without disposing a semiconductor element at a position in which the reliability may be impaired.
  • In this embodiment, the statement “a specific layer B (hereinafter called “layer B”) formed above a specific layer A (hereinafter called “layer A”)” includes the case where the layer B is directly formed on the layer A and the case where the layer B is formed on the layer A through another layer.
  • The semiconductor device according to this embodiment may have the following features.
  • (2) In this semiconductor device, the forbidden region may be a range within 1.0 to 2.5 micrometers outward from a line extending vertically downward from the short side of the bump.
  • (3) In this semiconductor device, the forbidden region may be a range within 1.0 to 2.5 micrometers inward from a line extending vertically downward from the short side of the bump.
  • (4) According to one embodiment of the invention, there is provided a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • an element formed in the element formation region;
  • an interlayer dielectric formed above the semiconductor layer;
  • an electrode pad formed above the interlayer dielectric;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad;
  • a bump formed in the opening and at least partially covering the element when viewed from a top side; and
  • a lead wire formed on the bump and overlapping one side of the bump when viewed from a top side,
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the one side of the bump and a side opposite to the one side being a forbidden region in which the element formation region is not provided.
  • In the semiconductor device according to this embodiment, the element formation region is provided under the bump, and the semiconductor layer within a specific range inside and outside the bump is provided as the forbidden region. Therefore, this embodiment has the same advantage as that of the above invention and can provide a semiconductor device which is scaled down and provided with improved reliability by disposing a semiconductor element under the bump at a position in which the reliability is not affected without disposing a semiconductor element at a position in which the reliability may be impaired.
  • The semiconductor device according to this embodiment may have the following features.
  • (5) In this semiconductor device, the forbidden region may be a range within 1.0 to 2.5 micrometers outward from a line extending vertically downward from the one side and the side opposite the one side of the bump.
  • (6) In this semiconductor device, the forbidden region may be a range within 1.0 to 2.5 micrometers inward from a line extending vertically downward from the one side and the side opposite the one side of the bump.
  • (7) According to one embodiment of the invention, there is provided a semiconductor device comprising:
  • a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
  • an element formed in the element formation region;
  • an interlayer dielectric formed above the semiconductor layer;
  • an electrode pad formed above the interlayer dielectric;
  • a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad; and
  • a bump formed in the opening and covering the element when viewed from a top side,
  • the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from an edge of the bump being a forbidden region.
  • In the semiconductor device according to this embodiment, the element formation region is provided under the bump, and the semiconductor layer within a specific range inside and outside the bump is provided as the forbidden region. Therefore, this embodiment has the same advantage as that of the above invention and can provide a semiconductor device which is scaled down and provided with improved reliability by disposing a semiconductor element under the bump at a position in which the reliability is not affected without disposing a semiconductor element at a position in which the reliability may be impaired.
  • (8) In this semiconductor device, the forbidden region may be a range within 1.0 to 2.5 micrometers outward from a line extending vertically downward from the edge of the bump.
  • (9) In this semiconductor device, the forbidden region may be a range within 1.0 to 2.5 micrometers inward from a line extending vertically downward from the edge of the bump.
  • (10) In this semiconductor device, the element may be a transistor.
  • (11) In this semiconductor device, the forbidden region may be a forbidden region for a low-voltage-drive transistor.
  • (12) In this semiconductor device, a high-voltage transistor may be formed in the forbidden region.
  • Some embodiments of the invention will be described in detail below, with reference to the drawings.
    • 1. First Embodiment
  • FIG. 1 is a cross-sectional view schematically showing a semiconductor device according to a first embodiment of the invention, and FIG. 2 is a plan view schematically showing the relationship between the shape of an electrode pad and a forbidden region in the semiconductor device according to the first embodiment. FIG. 1 shows the cross section along the line X-X shown in FIG. 2.
  • As shown in FIG. 1, the semiconductor device according to the first embodiment includes a semiconductor layer 10. As the semiconductor layer 10, a single crystal silicon substrate, a silicon on insulator (SOI) substrate in which a semiconductor layer is formed on an insulating layer, the semiconductor layer being a silicon layer, a germanium layer, or a silicon germanium layer, or the like may be used.
  • An isolation insulating layer 20 is formed in the semiconductor layer 10. The isolation insulating layer 20 may be formed by a shallow trench isolation (STI) method, a local oxidation of silicon (LOCOS) method, or a semi-recessed LOCOS method. FIG. 1 shows the isolation insulating layer 20 formed by the STI method. An element formation region 10A in which an element is formed and a forbidden region 12 are defined by forming the isolation insulating layer 20. The element formation region 10A is a region provided under a bump, as described later. The forbidden region 12 is the gray area shown in FIG. 1, which is the semiconductor layer 10 in a specific range inside and outside the edge of the bump. The forbidden region 12 is also described later. In the semiconductor device according to the first embodiment, an element formation region 10B is provided outside the forbidden region 12.
  • A low-voltage-drive metal insulator semiconductor (MIS) transistor 30 in which an insulating layer is not formed in an offset region is formed in the element formation region 10A. An MIS transistor 40 is formed in the element formation region 10B in the same manner as in the element formation region 10A. The MIS transistor 30 includes a gate insulating layer 32, a gate electrode 34 formed on the gate insulating layer 32, and impurity regions 36 formed in the semiconductor layer 10. The impurity region 36 serves as a source region or a drain region. The MIS transistor 40 is a low-voltage-drive transistor which has a structure similar to that of the MIS transistor 30 and includes a gate insulating layer 42, a gate electrode 44, and impurity regions 46 and in which an insulating layer is not formed in an offset region. The element formation region 10A according to the first embodiment refers to a region enclosed by the isolation insulating layer 20 (region indicated by slanted lines) when viewed from the top side, as shown in FIG. 3. This also applies to the element formation region 10B.
  • An interlayer dielectric 50 which covers the MIS transistors 30 and 40 and an interlayer dielectric 60 are formed above the MIS transistors 30 and 40 in that order. The interlayer dielectric 50 and the interlayer dielectric 60 may be formed using a known material. An interconnect layer 52 having a specific pattern is formed on the interlayer dielectric 50. The interconnect layer 52 and the impurity region 36 of the MIS transistor 30 are electrically connected through a contact layer 54.
  • An electrode pad 62 is formed on the interlayer dielectric 60. The electrode pad 62 may be electrically connected with the interconnect layer 52 through a contact layer 64. The electrode pad 62 may be formed of a metal such as aluminum or copper.
  • As shown in FIG. 1, the semiconductor device according to the first embodiment further includes a passivation layer 70. An opening 72 which exposes at least part of the electrode pad 62 is formed in the passivation layer 70. As shown in FIGS. 1 and 2, the opening 72 may be formed to expose only the center region of the electrode pad 62. Specifically, the passivation layer 70 may be formed to cover the edge portion of the electrode pad 62. The passivation layer 70 may be formed of SiO2, SiN, a polyimide resin, or the like. In the semiconductor device according to the first embodiment, the term “electrode pad” refers to a region which includes the region in which the opening 72 is formed and has a width greater than that of the interconnect section.
  • In the semiconductor device according to the first embodiment, a bump 80 is formed at least in the opening 72. Specifically, the bump 80 is formed on the exposed surface of the electrode pad 62. In the semiconductor device according to the first embodiment shown in FIG. 1, the bump 80 is also formed on the passivation layer 70. The bump 80 may include one or more layers and may be formed of a metal such as gold, nickel, or copper. The external shape of the bump 80 is not particularly limited. The external shape of the bump 80 may be a quadrilateral (including square and rectangle) or a circle. The external shape of the bump 80 may cover less area than that of the electrode pad 62. In this case, the bump 80 may be formed only in the area in which the bump 80 overlaps the electrode pad 62.
  • A barrier layer (not shown) may be formed in the lowermost layer of the bump 80. The barrier layer prevents diffusion between the electrode pad 62 and the bump 80. The barrier layer may include one or more layers. The barrier layer may be formed by sputtering, for example. The barrier layer may have a function of increasing the adhesion between the electrode pad 62 and the bump 80. The barrier layer may include a titanium tungsten (TiW) layer. When the barrier layer includes two or more layers, the outermost surface of the barrier layer may be an electroplating feed metal layer (e.g. Au layer) for depositing the bump 80.
  • The forbidden region 12 is described below. As described above, the forbidden region 12 refers to the region of the semiconductor layer 10 positioned within a specific range inside and outside the edge of the bump 80. An element formation region cannot be disposed in the forbidden region 12.
  • The forbidden region 12 may be the range within 2.0 to 3.0 micrometers outward (in the direction opposite to the opening 72) from the edge of the bump 80 and within 2.0 to 3.0 micrometers inward (in the direction toward the opening 72) from the edge of the bump 80. The range of the forbidden region 12 is specified as described above for the following reasons.
  • Stress occurs near the edge of the bump 80 during the process in which the bump 80 is formed. After the bump 80 has been formed, stress continuously occurs near the edge of the bump 80 due to internal stress of the bump 80. The stress may cause cracks to occur in the interlayer dielectrics 50 and 60 from the position at which the stress occurs. Such cracks may reach the lowermost layer of the interlayer dielectric, whereby the characteristics of the semiconductor element formed in such a region may be changed. For example, when a MIS transistor is formed in such a region, a gate insulating layer deteriorates, whereby a leakage current flows (this problem is discussed later in a second embodiment). In the semiconductor device according to the first embodiment, the forbidden region 12 is provided in the range near the edge of the bump 80 in order to prevent the above-described problem.
  • In the semiconductor device according to the first embodiment, the semiconductor layer positioned under the bump 80 is the element formation region 10A, and the forbidden region 12 is provided in a specific region positioned outward from the edge of the bump 80. Stress tends to occur in a specific region positioned outward from the edge of the bump 80. Therefore, cracks tend to occur in the interlayer dielectrics 50 and 60 disposed above the forbidden region 12. For example, when a semiconductor element such as a MIS transistor is formed in the forbidden region 12, the characteristics of the MIS transistor may deteriorate. In the semiconductor device according to the first embodiment, the above-described problem is eliminated by providing the forbidden region 12 in the above specific range. The semiconductor layer 10 positioned under the bump 80 is provided as the element formation region 10A, and the semiconductor element is disposed the element formation region 10A. Specifically, the first embodiment can provide a semiconductor device which can be scaled down and maintains reliability by disposing the semiconductor element under the bump 80 at a position in which the reliability is not affected without disposing the semiconductor element at a position in which the reliability may be impaired.
  • A conductive layer forming the gate electrode 34 may be used as an interconnect for connecting the semiconductor element with another element such as the MIS transistor 40. The portion of the conductive layer used as the interconnect may be formed in the forbidden region 12.
    • 2. Second Embodiment
  • A second embodiment of the invention is described below with reference to FIG. 4. FIG. 4 is a cross-sectional view schematically showing a semiconductor device according to the second embodiment. The semiconductor device according to the second embodiment differs from the semiconductor device according to the first embodiment in that a semiconductor element is formed in the forbidden region 12. The following description merely illustrates the difference from the semiconductor device according to the first embodiment.
  • As shown in FIG. 4, the semiconductor device according to the second embodiment includes the element formation region 10A and the forbidden region 12 provided around the element formation region 10A. In the semiconductor device according to the second embodiment, the element formation region 10B is provided outside the forbidden region 12 in the same manner as in the semiconductor device according to the first embodiment, although not shown in FIG. 4.
  • In the semiconductor device according to the second embodiment, a high-voltage MOS transistor is formed in the forbidden region 12. In more detail, a MOS transistor 100 having a LOCOS offset structure is formed in the forbidden region 12. The MOS transistor 100 includes an offset insulating layer 22 which is formed in the semiconductor layer 10 and reduces an electric field, a gate insulating layer 102 formed on the semiconductor layer 10, a gate electrode 104 formed on part of the offset insulating layer 22 and the gate insulating layer 102, and impurity regions 106 formed in the semiconductor layer outside the gate electrode 104 and serving as either a source region or a drain region. An offset impurity region 108 of the same conductivity type as that of the impurity region 106 and having an impurity concentration lower than that of the impurity region 106 is formed under the offset insulating layer 22. FIG. 4 illustrates the case where the offset insulating layer 22 is formed by the semi-recessed LOCOS method. Note that the offset insulating layer 22 may be formed by the STI method, the LOCOS method, or the like.
  • In the semiconductor device according to the second embodiment, some of the constituent elements of the MOS transistor 100 are formed in the semiconductor layer 10 in the forbidden region 12. In the MOS transistor 100, the end of the gate electrode 104 is formed on the offset insulating layer 22. Specifically, a structure in which the end of the gate electrode 104 (first conductive layer) is disposed on the semiconductor layer 10 through a thin insulating layer is not formed in the forbidden region 12. A problem which may occur when the MIS transistor 30 having the structure formed in the element formation region is formed in the forbidden region 12 is described below. The MIS transistor 30 has a structure in which the end of the gate electrode 34 is formed on the semiconductor layer 10, differing from the MOS transistor 100. Therefore, stress tends to occur in the semiconductor layer 10 at a position at which the end of the gate electrode 34 is positioned. As described in the first embodiment, cracks tend to occur in the interlayer dielectrics 50 and 60 positioned over the forbidden region 12, whereby the film tends to deteriorate. This effect may be exerted on the end of the gate electrode 34 at which stress occurs, whereby the gate insulating layer 32 may deteriorate. This may cause a leakage current to flow through the MIS transistor 30.
  • However, in the semiconductor device according to the second embodiment, since the end of the gate electrode 104 is disposed on the offset insulating layer 22 in the forbidden region 12, the above-described stress does not occur in the semiconductor layer 10, whereby deterioration of the gate insulating layer 102 can be prevented. This allows a semiconductor element having a specific structure to be disposed in the forbidden region 12 in addition to the element formation region 10A provided under the bump 80, whereby the semiconductor chip can be further scaled down. This increases the number of semiconductor chips formed on one wafer, whereby the manufacturing cost can be reduced.
  • FIG. 4 illustrates the case where the MOS transistor 100 is formed in the forbidden region 12. Note that the second embodiment is not limited thereto. The second embodiment also includes the case where part of the configuration of the MOS transistor 100 is formed in the forbidden region 12. In this case, a MOS transistor having a one-sided offset structure may be formed.
    • 3. Modification
  • A modification of the semiconductor devices according to the first embodiment and the second embodiment is described below. This modification is characterized in that the bump 80 has a rectangular planar shape having a short side and a long side. FIG. 5 is a plan view schematically showing the positional relationship among the bump 80, the electrode pad 62, and the forbidden region 12. The following description merely illustrates the difference from the semiconductor devices according to the first embodiment and the second embodiment.
  • In the semiconductor device according to this modification, the bump 80 is formed in the opening 72 on the electrode pad 62, as shown in FIGS. 1 and 4. The opening 72 has a rectangular shape, and the bump 80 formed in the opening 72 also has a rectangular shape. In this modification, the forbidden region 12 is provided in the semiconductor layer 10 positioned in a specific region outward from the edge of the short side of the bump 80 and inside and outside the edge of the electrode pad 62. This configuration has the following advantage when mounting the semiconductor device by the COF technology provided that the extension direction of a connection line 13 (lead wire) formed on a film is the direction along the long side of the bump 80. The bump 80 is pulled in the extension direction of the connection line, whereby stress occurs on the short side of the bump 80. Therefore, cracks tend to occur in the interlayer dielectrics 50 and 60 on the edge on the short side of the bump 80, as described above. This modification reliably prevents the semiconductor element from being formed at a position in which the reliability is decreased by providing the forbidden region 12 on the short side of the bump 80. Moreover, since the forbidden region 12 is not provided in the semiconductor layer positioned under the long side of the bump 80, the semiconductor element can be formed on the semiconductor layer positioned under the long side of the bump 80, whereby a scaled-down semiconductor device can be provided.
  • In particular, in a semiconductor chip 200 which is scaled down as shown in FIG. 6, a structure may be required in which the opening 72 and the bump 80 are formed in a rectangular shape to provide a number of openings 72. This modification can provide a semiconductor device which is scaled down and provided with improved reliability by providing the forbidden region 12 in an appropriate region in a semiconductor device having such rectangular bumps 80.
  • The above embodiments illustrate the case where two interlayer dielectrics 50 and 60 are provided and one interconnect layer 52 is provided between the interlayer dielectrics 50 and 60. Note that the above embodiments are not limited thereto. A structure may also be employed in which three or more interlayer dielectrics are stacked and interconnect layers in a number corresponding to the number of interlayer dielectrics are provided. In the MIS transistors 30, 40, and 100, a sidewall insulating layer may be formed on the side surface of each of the gate electrodes 34, 44, and 104 (not shown in FIGS. 1 and 6). A silicide layer may be formed on the upper surfaces of the gate electrodes 34, 44, and 104 and the impurity regions 36, 46, and 106.
  • The invention is not limited to the above-described embodiments, and various modifications can be made. For example, the invention includes various other configurations substantially the same as the configurations described in the embodiments (in function, method and result, or in objective and result, for example). The invention also includes a configuration in which an unsubstantial portion in the described embodiments is replaced. The invention also includes a configuration having the same effects as the configurations described in the embodiments, or a configuration able to achieve the same objective. Further, the invention includes a configuration in which a publicly known technique is added to the configurations in the embodiments.
  • Although only some embodiments of the invention have been described in detail above, those skilled in the art will readily appreciate that many modifications are possible in the embodiments without departing from the novel teachings and advantages of this invention. Accordingly, all such modifications are intended to be included within the scope of this invention.

Claims (18)

1. A semiconductor device comprising:
a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
an element formed in the element formation region;
an interlayer dielectric formed above the semiconductor layer;
an electrode pad formed above the interlayer dielectric;
a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad; and
a bump formed in the opening and having a rectangular planar shape having a short side and a long side, the bump at least partially covering the element when viewed from a top side,
the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the short side of the bump being a forbidden region.
2. The semiconductor device as defined in claim 1,
wherein the forbidden region is a range within 2.0 to 3.0 micrometers outward from a line extending vertically downward from the short side of the bump.
3. The semiconductor device as defined in claim 1,
wherein the forbidden region is a range within 2.0 to 3.0 micrometers inward from a line extending vertically downward from the short side of the bump.
4. A semiconductor device comprising:
a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
an element formed in the element formation region;
an interlayer dielectric formed above the semiconductor layer;
an electrode pad formed above the interlayer dielectric;
a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad;
a bump formed in the opening and at least partially covering the element when viewed from a top side; and
a lead wire formed on the bump and overlapping one side of the bump when viewed from a top side,
the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from the one side of the bump and a side opposite to the one side being a forbidden region in which the element formation region is not provided.
5. The semiconductor device as defined in claim 4,
wherein the forbidden region is a range within 2.0 to 3.0 micrometers outward from a line extending vertically downward from the one side and the side opposite the one side of the bump.
6. The semiconductor device as defined in claim 4,
wherein the forbidden region is a range within 2.0 to 3.0 micrometers inward from a line extending vertically downward from the one side and the side opposite the one side of the bump.
7. A semiconductor device comprising:
a semiconductor layer including an element formation region and an isolation region provided around the element formation region;
an element formed in the element formation region;
an interlayer dielectric formed above the semiconductor layer;
an electrode pad formed above the interlayer dielectric;
a passivation layer formed above the electrode pad and having an opening which exposes at least part of the electrode pad; and
a bump formed in the opening and covering the element when viewed from a top side,
the semiconductor layer positioned within a specific range inward and outward from a line extending vertically downward from an edge of the bump being a forbidden region.
8. The semiconductor device as defined in claim 7,
wherein the forbidden region is a range within 2.0 to 3.0 micrometers outward from a line extending vertically downward from the edge of the bump.
9. The semiconductor device as defined in claim 7,
wherein the forbidden region is a range within 2.0 to 3.0 micrometers inward from a line extending vertically downward from the edge of the bump.
10. The semiconductor device as defined in claim 1,
wherein the element is a transistor.
11. The semiconductor device as defined in claim 1,
wherein the forbidden region is a forbidden region for a low-voltage-drive transistor.
12. The semiconductor device as defined in claim 11,
wherein a high-voltage transistor is formed in the forbidden region.
13. The semiconductor device as defined in claim 4,
wherein the element is a transistor.
14. The semiconductor device as defined in claim 4,
wherein the forbidden region is a forbidden region for a low-voltage-drive transistor.
15. The semiconductor device as defined in claim 14,
wherein a high-voltage transistor is formed in the forbidden region.
16. The semiconductor device as defined in claim 7,
wherein the element is a transistor.
17. The semiconductor device as defined in claim 7,
wherein the forbidden region is a forbidden region for a low-voltage-drive transistor.
18. The semiconductor device as defined in claim 17,
wherein a high-voltage transistor is formed in the forbidden region.
US11/478,485 2005-07-06 2006-06-29 Semiconductor device Abandoned US20070007662A1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US12/070,321 US20080142967A1 (en) 2005-07-06 2008-02-15 Semiconductor device
US12/070,319 US20080142905A1 (en) 2005-07-06 2008-02-15 Semiconductor device
US12/070,320 US7777334B2 (en) 2005-07-06 2008-02-15 Semiconductor device having active element formation region provided under a bump pad

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2005-197927 2005-07-06
JP2005197927 2005-07-06
JP2006-74732 2006-03-17
JP2006074732A JP5234239B2 (en) 2005-07-06 2006-03-17 Semiconductor device

Related Child Applications (3)

Application Number Title Priority Date Filing Date
US12/070,319 Division US20080142905A1 (en) 2005-07-06 2008-02-15 Semiconductor device
US12/070,320 Division US7777334B2 (en) 2005-07-06 2008-02-15 Semiconductor device having active element formation region provided under a bump pad
US12/070,321 Division US20080142967A1 (en) 2005-07-06 2008-02-15 Semiconductor device

Publications (1)

Publication Number Publication Date
US20070007662A1 true US20070007662A1 (en) 2007-01-11

Family

ID=37617572

Family Applications (4)

Application Number Title Priority Date Filing Date
US11/478,485 Abandoned US20070007662A1 (en) 2005-07-06 2006-06-29 Semiconductor device
US12/070,321 Abandoned US20080142967A1 (en) 2005-07-06 2008-02-15 Semiconductor device
US12/070,320 Expired - Fee Related US7777334B2 (en) 2005-07-06 2008-02-15 Semiconductor device having active element formation region provided under a bump pad
US12/070,319 Abandoned US20080142905A1 (en) 2005-07-06 2008-02-15 Semiconductor device

Family Applications After (3)

Application Number Title Priority Date Filing Date
US12/070,321 Abandoned US20080142967A1 (en) 2005-07-06 2008-02-15 Semiconductor device
US12/070,320 Expired - Fee Related US7777334B2 (en) 2005-07-06 2008-02-15 Semiconductor device having active element formation region provided under a bump pad
US12/070,319 Abandoned US20080142905A1 (en) 2005-07-06 2008-02-15 Semiconductor device

Country Status (4)

Country Link
US (4) US20070007662A1 (en)
JP (1) JP5234239B2 (en)
KR (2) KR100813361B1 (en)
CN (1) CN100502001C (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20060289961A1 (en) * 2005-06-23 2006-12-28 Seiko Epson Corporation Semiconductor device
US20070007599A1 (en) * 2005-07-06 2007-01-11 Seiko Epson Corporation Semiconductor device
US20070013065A1 (en) * 2005-07-13 2007-01-18 Seiko Epson Corporation Semiconductor device
US20070018317A1 (en) * 2005-07-19 2007-01-25 Seiko Epson Corporation Semiconductor device
US20070023825A1 (en) * 2005-07-28 2007-02-01 Seiko Epson Corporation Semiconductor device
US20080093737A1 (en) * 2006-10-23 2008-04-24 Himax Technologies Limited Integrated circuit with a reduced pad bump area and the manufacturing method thereof
US20080142967A1 (en) * 2005-07-06 2008-06-19 Akinori Shindo Semiconductor device
US20100072615A1 (en) * 2008-09-24 2010-03-25 Maxim Integrated Products, Inc. High-Electrical-Current Wafer Level Packaging, High-Electrical-Current WLP Electronic Devices, and Methods of Manufacture Thereof
US8785244B2 (en) 2011-10-10 2014-07-22 Maxim Integrated Products, Inc. Wafer level packaging using a lead-frame
US8785248B2 (en) 2011-10-10 2014-07-22 Maxim Integrated Products, Inc. Wafer level packaging using a lead-frame
US8928142B2 (en) * 2013-02-22 2015-01-06 Fairchild Semiconductor Corporation Apparatus related to capacitance reduction of a signal port

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012064698A (en) * 2010-09-15 2012-03-29 Ricoh Co Ltd Semiconductor device and layout method therefor
US8779553B2 (en) * 2011-06-16 2014-07-15 Xilinx, Inc. Stress-aware design for integrated circuits comprising a stress inducing structure and keep out zone
TWI462249B (en) * 2012-05-09 2014-11-21 A semiconductor device having a pad
CN103390647A (en) * 2012-05-10 2013-11-13 无锡华润上华半导体有限公司 Power MOS device structure
KR102491069B1 (en) * 2015-12-03 2023-01-26 삼성전자주식회사 Semiconductor device
US10276719B1 (en) 2018-04-30 2019-04-30 Taiwan Semiconductor Manufacturing Co., Ltd. Method of manufacturing a semiconductor device and a semiconductor device

Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5084752A (en) * 1989-10-17 1992-01-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having bonding pad comprising buffer layer
US6130485A (en) * 1997-12-15 2000-10-10 Nec Corporation Semiconductor integrated circuit and layout method thereof
US6268642B1 (en) * 1999-04-26 2001-07-31 United Microelectronics Corp. Wafer level package
US6441467B2 (en) * 1997-04-24 2002-08-27 Sharp Kabushiki Kaisha Semiconductor device having active element connected to an electrode metal pad via a barrier metal layer and interlayer insulating film
US6465895B1 (en) * 2001-04-05 2002-10-15 Samsung Electronics Co., Ltd. Bonding pad structures for semiconductor devices and fabrication methods thereof
US6492692B1 (en) * 1996-03-13 2002-12-10 Seiko Instruments Inc. Semiconductor integrated circuit and manufacturing method therefore
US6538326B2 (en) * 2000-10-16 2003-03-25 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof
US20050112825A1 (en) * 2003-10-30 2005-05-26 Yoshikazu Kasuya Method for manufacturing a semiconductor device
US20050285116A1 (en) * 2004-06-29 2005-12-29 Yongqian Wang Electronic assembly with carbon nanotube contact formations or interconnections
US7064417B2 (en) * 2001-08-28 2006-06-20 Sony Corporation Semiconductor device including a bipolar transistor
US20070007599A1 (en) * 2005-07-06 2007-01-11 Seiko Epson Corporation Semiconductor device
US7312530B2 (en) * 2003-09-26 2007-12-25 Matsushita Electric Industrial Co., Ltd. Semiconductor device with multilayered metal pattern

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2535529B2 (en) 1987-04-07 1996-09-18 コニカ株式会社 Silver halide color photographic light-sensitive material containing novel cyan coupler
JPH0224540A (en) 1988-07-13 1990-01-26 Ntn Corp Optical disk checking apparatus
JPH0373438A (en) 1989-08-14 1991-03-28 Asahi Chem Ind Co Ltd Production of optical recording medium
KR970077390A (en) * 1996-05-15 1997-12-12 김광호 Semiconductor device using pads
JP3608393B2 (en) 1997-08-21 2005-01-12 セイコーエプソン株式会社 Semiconductor device
JP3416040B2 (en) 1997-11-11 2003-06-16 富士通株式会社 Semiconductor device
KR19990052264A (en) 1997-12-22 1999-07-05 윤종용 Semiconductor device with multi-layer pad and manufacturing method thereof
KR19990070614A (en) 1998-02-23 1999-09-15 구본준 Bit line planarization method of semiconductor device
US6232662B1 (en) 1998-07-14 2001-05-15 Texas Instruments Incorporated System and method for bonding over active integrated circuits
JP2000058549A (en) 1998-08-04 2000-02-25 Nec Corp Formation of integrated circuit wiring
JP2001110833A (en) 1999-10-06 2001-04-20 Matsushita Electronics Industry Corp Semiconductor device
KR100358567B1 (en) 1999-12-28 2002-10-25 주식회사 하이닉스반도체 Fabricating method of semiconductor device
JP3727220B2 (en) 2000-04-03 2005-12-14 Ｎｅｃエレクトロニクス株式会社 Semiconductor device
EP1143506A3 (en) * 2000-04-04 2004-02-25 Nippon Telegraph and Telephone Corporation Pattern forming method
JP2002319587A (en) 2001-04-23 2002-10-31 Seiko Instruments Inc Semiconductor device
JP2003297865A (en) 2002-03-29 2003-10-17 Optrex Corp Bare chip and electric component mounted with the bare chip
JP2003347333A (en) 2002-05-23 2003-12-05 Renesas Technology Corp Semiconductor device
JP2004207509A (en) * 2002-12-25 2004-07-22 Matsushita Electric Ind Co Ltd Semiconductor device and manufacturing method thereof
JP4357862B2 (en) * 2003-04-09 2009-11-04 シャープ株式会社 Semiconductor device
JP2004363173A (en) 2003-06-02 2004-12-24 Seiko Epson Corp Semiconductor device and method of manufacturing the same
JP2004363224A (en) 2003-06-03 2004-12-24 Seiko Epson Corp Connection structure of semiconductor chip
JP2005050963A (en) 2003-07-31 2005-02-24 Seiko Epson Corp Semiconductor device, electronic device, electronic apparatus and manufacturing method of semiconductor device
JP5234239B2 (en) 2005-07-06 2013-07-10 セイコーエプソン株式会社 Semiconductor device

Patent Citations (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5084752A (en) * 1989-10-17 1992-01-28 Mitsubishi Denki Kabushiki Kaisha Semiconductor device having bonding pad comprising buffer layer
US6492692B1 (en) * 1996-03-13 2002-12-10 Seiko Instruments Inc. Semiconductor integrated circuit and manufacturing method therefore
US6864562B1 (en) * 1997-04-24 2005-03-08 Sharp Kabushiki Kaisha Semiconductor device having active element connected to an electrode metal pad via a barrier metal layer and interlayer insulating film
US6441467B2 (en) * 1997-04-24 2002-08-27 Sharp Kabushiki Kaisha Semiconductor device having active element connected to an electrode metal pad via a barrier metal layer and interlayer insulating film
US6650002B1 (en) * 1997-04-24 2003-11-18 Sharp Kabushiki Kaishi Semiconductor device having active element connected to an electrode metal pad via a barrier metal layer and interlayer insulating film
US6130485A (en) * 1997-12-15 2000-10-10 Nec Corporation Semiconductor integrated circuit and layout method thereof
US6268642B1 (en) * 1999-04-26 2001-07-31 United Microelectronics Corp. Wafer level package
US6538326B2 (en) * 2000-10-16 2003-03-25 Sharp Kabushiki Kaisha Semiconductor device and manufacturing method thereof
US6465895B1 (en) * 2001-04-05 2002-10-15 Samsung Electronics Co., Ltd. Bonding pad structures for semiconductor devices and fabrication methods thereof
US7064417B2 (en) * 2001-08-28 2006-06-20 Sony Corporation Semiconductor device including a bipolar transistor
US7271046B2 (en) * 2001-08-28 2007-09-18 Sony Corporation Method of making a semiconductor device in which a bipolar transistor and a metal silicide layer are formed on a substrate
US7312530B2 (en) * 2003-09-26 2007-12-25 Matsushita Electric Industrial Co., Ltd. Semiconductor device with multilayered metal pattern
US20080284026A1 (en) * 2003-09-26 2008-11-20 Matsushita Electric Industrial Co., Ltd. Semiconductor device and method for fabricating the same
US20050112825A1 (en) * 2003-10-30 2005-05-26 Yoshikazu Kasuya Method for manufacturing a semiconductor device
US20050285116A1 (en) * 2004-06-29 2005-12-29 Yongqian Wang Electronic assembly with carbon nanotube contact formations or interconnections
US20070007599A1 (en) * 2005-07-06 2007-01-11 Seiko Epson Corporation Semiconductor device

Cited By (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7598569B2 (en) 2005-06-23 2009-10-06 Seiko Epson Corporation Semiconductor device
US20060289961A1 (en) * 2005-06-23 2006-12-28 Seiko Epson Corporation Semiconductor device
US20070007599A1 (en) * 2005-07-06 2007-01-11 Seiko Epson Corporation Semiconductor device
US7777334B2 (en) 2005-07-06 2010-08-17 Seiko Epson Corporation Semiconductor device having active element formation region provided under a bump pad
US20080142967A1 (en) * 2005-07-06 2008-06-19 Akinori Shindo Semiconductor device
US20080142905A1 (en) * 2005-07-06 2008-06-19 Akinori Shindo Semiconductor device
US20080142906A1 (en) * 2005-07-06 2008-06-19 Akinori Shindo Semiconductor device
US7649260B2 (en) 2005-07-06 2010-01-19 Seiko Epson Corporation Semiconductor device
US20070013065A1 (en) * 2005-07-13 2007-01-18 Seiko Epson Corporation Semiconductor device
US8878365B2 (en) 2005-07-13 2014-11-04 Seiko Epson Corporation Semiconductor device having a conductive layer reliably formed under an electrode pad
US7936064B2 (en) 2005-07-19 2011-05-03 Seiko Epson Corporation Semiconductor device
US20110169161A1 (en) * 2005-07-19 2011-07-14 Seiko Epson Corporation Semiconductor device
US8441125B2 (en) 2005-07-19 2013-05-14 Seiko Epson Corporation Semiconductor device
US20070018317A1 (en) * 2005-07-19 2007-01-25 Seiko Epson Corporation Semiconductor device
US20070023825A1 (en) * 2005-07-28 2007-02-01 Seiko Epson Corporation Semiconductor device
US7541274B2 (en) * 2006-10-23 2009-06-02 Himax Technologies Limited Integrated circuit with a reduced pad bump area and the manufacturing method thereof
US20080093737A1 (en) * 2006-10-23 2008-04-24 Himax Technologies Limited Integrated circuit with a reduced pad bump area and the manufacturing method thereof
US20100072615A1 (en) * 2008-09-24 2010-03-25 Maxim Integrated Products, Inc. High-Electrical-Current Wafer Level Packaging, High-Electrical-Current WLP Electronic Devices, and Methods of Manufacture Thereof
WO2010036623A1 (en) * 2008-09-24 2010-04-01 Maxim Integrated Products, Inc. High-electrical-current wafer level packaging, high-electrical-current wlp electronic devices, and methods of manufacture thereof
US8785244B2 (en) 2011-10-10 2014-07-22 Maxim Integrated Products, Inc. Wafer level packaging using a lead-frame
US8785248B2 (en) 2011-10-10 2014-07-22 Maxim Integrated Products, Inc. Wafer level packaging using a lead-frame
US8928142B2 (en) * 2013-02-22 2015-01-06 Fairchild Semiconductor Corporation Apparatus related to capacitance reduction of a signal port

Also Published As

Publication number Publication date
KR20070005521A (en) 2007-01-10
JP2007043072A (en) 2007-02-15
US20080142905A1 (en) 2008-06-19
US7777334B2 (en) 2010-08-17
KR20070100219A (en) 2007-10-10
KR100859385B1 (en) 2008-09-22
CN100502001C (en) 2009-06-17
CN1893077A (en) 2007-01-10
JP5234239B2 (en) 2013-07-10
US20080142906A1 (en) 2008-06-19
US20080142967A1 (en) 2008-06-19
KR100813361B1 (en) 2008-03-12

Similar Documents

Publication Publication Date Title
US7777334B2 (en) Semiconductor device having active element formation region provided under a bump pad
US7649260B2 (en) Semiconductor device
US7560814B2 (en) Semiconductor device that improves electrical connection reliability
CN100373583C (en) Method of manufacturing semiconductor device
US20140361433A1 (en) Semiconductor device
US8441125B2 (en) Semiconductor device
JP5477599B2 (en) Semiconductor device
US7598569B2 (en) Semiconductor device
US20070023825A1 (en) Semiconductor device

Legal Events

Date Code Title Description
AS Assignment

Owner name: SEIKO EPSON CORPORATION, JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:SHINDO, AKINORI;TAGAKI, MASATOSHI;KURITA, HIDEAKI;REEL/FRAME:018029/0793

Effective date: 20060619

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION