US20040054877A1 - Method and apparatus for shuffling data - Google Patents

Method and apparatus for shuffling data Download PDF

Info

Publication number
US20040054877A1
US20040054877A1 US10/611,344 US61134403A US2004054877A1 US 20040054877 A1 US20040054877 A1 US 20040054877A1 US 61134403 A US61134403 A US 61134403A US 2004054877 A1 US2004054877 A1 US 2004054877A1
Authority
US
United States
Prior art keywords
data
operand
shuffle
data element
resultant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/611,344
Other languages
English (en)
Inventor
William Macy
Eric Debes
Patrice Roussel
Huy Nguyen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/952,891 external-priority patent/US7085795B2/en
Priority to US10/611,344 priority Critical patent/US20040054877A1/en
Application filed by Intel Corp filed Critical Intel Corp
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: DEBES, ERIC L., MACY, WILLIAM W. JR., NGUYEN, HUY V., ROUSSEL, PATRICE L.
Publication of US20040054877A1 publication Critical patent/US20040054877A1/en
Priority to EP04756204A priority patent/EP1639452B1/en
Priority to JP2006515370A priority patent/JP4607105B2/ja
Priority to AT04756204T priority patent/ATE442624T1/de
Priority to RU2006102503A priority patent/RU2316808C2/ru
Priority to PCT/US2004/020601 priority patent/WO2005006183A2/en
Priority to CN200910130582.4A priority patent/CN101620525B/zh
Priority to CNB2004800184438A priority patent/CN100492278C/zh
Priority to DE602004023081T priority patent/DE602004023081D1/de
Priority to KR20057025313A priority patent/KR100831472B1/ko
Priority to TW93118830A priority patent/TWI270007B/zh
Priority to HK06105784.3A priority patent/HK1083657A1/xx
Priority to US12/387,958 priority patent/US8214626B2/en
Priority to JP2010180413A priority patent/JP5490645B2/ja
Priority to US12/901,336 priority patent/US8225075B2/en
Priority to JP2011045001A priority patent/JP5535965B2/ja
Priority to US13/540,576 priority patent/US9477472B2/en
Priority to US13/608,953 priority patent/US8688959B2/en
Priority to JP2013115254A priority patent/JP5567181B2/ja
Priority to US14/586,558 priority patent/US9229718B2/en
Priority to US14/586,581 priority patent/US9229719B2/en
Priority to US15/299,914 priority patent/US10152323B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G06F9/30014—Arithmetic instructions with variable precision
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30105—Register structure
    • G06F9/30109—Register structure having multiple operands in a single register
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/3013—Organisation of register space, e.g. banked or distributed register file according to data content, e.g. floating-point registers, address registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3887—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled by a single instruction for multiple data lanes [SIMD]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025—Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion

Definitions

  • the present invention relates generally to the field of microprocessors and computer systems. More particularly, the present invention relates to a method and apparatus for shuffling data.
  • FIG. 1A is a block diagram of a computer system formed with a processor that includes execution units to execute an instruction for shuffling data in accordance with one embodiment of the present invention
  • FIG. 1C is a block diagram of yet another exemplary computer system in accordance with another alternative embodiment of the present invention.
  • FIG. 2 is a block diagram of the micro-architecture for a processor of one embodiment that includes logic circuits to perform data shuffle operations in accordance with the present invention
  • FIGS. 3 A-C are illustrations of shuffle masks according to various embodiments of the present invention.
  • FIG. 4A is an illustration of various packed data type representations in multimedia registers according to one embodiment of the present invention.
  • FIG. 4B illustrates packed data-types in accordance with an alternative embodiment
  • FIG. 4C illustrates one embodiment of an operation encoding (opcode) format for a shuffle instruction
  • FIG. 4D illustrates an alternative operation encoding format
  • FIG. 4E illustrates yet another alternative operation encoding format
  • FIG. 5 is a block diagram of one embodiment of logic to perform a shuffle operation on a data operand based on a shuffle mask in accordance with the present invention
  • FIG. 6 is a block diagram of one embodiment of a circuit for performing a data shuffling operation in accordance with the present invention
  • FIG. 7 illustrates the operation of a data shuffle on byte wide data elements in accordance with one embodiment of the present invention
  • FIG. 8 illustrates the operation of a data shuffle operation on word wide data elements in accordance with another embodiment of the present invention
  • FIGS. 10 A-H illustrate the operation of a parallel table lookup algorithm using SIMD instructions
  • the methods of the present invention are embodied in machine-executable instructions.
  • the instructions can be used to cause a general-purpose or special-purpose processor that is programmed with the instructions to perform the steps of the present invention.
  • the steps of the present invention might be performed by specific hardware components that contain hardwired logic for performing the steps, or by any combination of programmed computer components and custom hardware components.
  • the present invention may be provided as a computer program product or software which may include a machine or computer-readable medium having stored thereon instructions which may be used to program a computer (or other electronic devices) to perform a process according to the present invention.
  • Such software can be stored within a memory in the system.
  • the code can be distributed via a network or by way of other computer readable media.
  • a machine-readable medium may include any mechanism for storing or transmitting information in a form readable by a machine (e.g., a computer), but is not limited to, floppy diskettes, optical disks, Compact Disc, Read-Only Memory (CD-ROMs), and magneto-optical disks, Read-Only Memory (ROMs), Random Access Memory (RAM), Erasable Programmable Read-Only Memory (EPROM), Electrically Erasable Programmable Read-Only Memory (EEPROM), magnetic or optical cards, flash memory, a transmission over the Internet, electrical, optical, acoustical or other forms of propagated signals (e.g., carrier waves, infrared signals, digital signals, etc.) or the like.
  • a machine e.g., a computer
  • ROMs Read-Only Memory
  • RAM Random Access Memory
  • EPROM Erasable Programmable Read-Only Memory
  • EEPROM Electrically Erasable Programmable Read-Only Memory
  • embodiments of integrated circuit designs in accordance with the present inventions can be communicated or transferred in electronic form as a database on a tape or other machine readable media.
  • the electronic form of an integrated circuit design of a processor in one embodiment can be processed or manufactured via a fab to obtain a computer component.
  • an integrated circuit design in electronic form can be processed by a machine to simulate a computer component.
  • the circuit layout plans and/or designs of processors in some embodiments can be distributed via machine readable mediums or embodied thereon for fabrication into a circuit or for simulation of an integrated circuit which, when processed by a machine, simulates a processor.
  • a machine readable medium is also capable of storing data representing predetermined functions in accordance with the present invention in other embodiments.
  • SIMD Single Instruction, Multiple Data
  • SSE Streaming SIMD Extensions
  • the mnemonic for the one implementation is “PSHUFB register 1 , register 2 / memory”, wherein the first and second operands are SIMD registers.
  • the register of the second operand can also be replaced with a memory location.
  • the first operand includes the source data for shuffling.
  • the register for the first operand is also the destination register.
  • Embodiments in accordance to the present invention also include a capability of setting selected bytes to zero in addition to changing their position.
  • the second operand includes the set of shuffle control mask bytes to designate the shuffle pattern.
  • the number of bits used to select a source data element is log 2 of the number of data elements in the source operand. For instance, the number of bytes in a 128 bit register embodiment is sixteen. The log 2 of sixteen is four. Thus four bits, or a nibble, is needed.
  • the [ 3 : 0 ] index in the code below refers to the four bits. If the most significant bit (MSB), bit 7 in this embodiment, of the shuffle control byte is set, a constant zero is written in the result byte.
  • MSB most significant bit
  • FIG. 1A is a block diagram of an exemplary computer system formed with a processor that includes execution units to execute an instruction for shuffling data in accordance with one embodiment of the present invention.
  • System 100 includes a component, such as a processor 102 to employ execution units including logic to perform algorithms for shuffling data, in accordance with the present invention, such as in the embodiment described herein.
  • System 100 is representative of processing systems based on the PENTIUM® III, PENTIUM® 4 , Celeron®, XeonTM, Itanium®, XScaleTM and/or StrongARMTM microprocessors available from Intel Corporation of Santa Clara, Calif., although other systems (including PCs having other microprocessors, engineering workstations, set-top boxes and the like) may also be used.
  • sample system 100 may execute a version of the WINDOWSTM operating system available from Microsoft Corporation of Redmond, Washington, although other operating systems (UNIX and Linux for example), embedded software, and/or graphical user interfaces, may also be used.
  • the present invention is not limited to any specific combination of hardware circuitry and software.
  • the present enhancement is not limited to computer systems.
  • Alternative embodiments of the present invention can be used in other devices such as handheld devices and embedded applications.
  • Some examples of handheld devices include cellular phones, Internet Protocol devices, digital cameras, personal digital assistants (PDAs), and handheld PCs.
  • Embedded applications can include a micro controller, a digital signal processor (DSP), system on a chip, network computers (NetPC), set-top boxes, network hubs, wide area network (WAN) switches, or any other system that performs integer shuffle operations on operands.
  • DSP digital signal processor
  • NetPC network computers
  • Set-top boxes network hubs
  • WAN wide area network
  • some architectures have been implemented to enable instructions to operate on several data simultaneously to improve the efficiency of multimedia applications. As the type and volume of data increases, computers and their processors have to be enhanced to manipulate data in more efficient methods.
  • FIG. 1A is a block diagram of a computer system 100 formed with a processor 102 that includes one or more execution units 108 to perform a data shuffle algorithm in accordance with the present invention.
  • the present embodiment is described in the context of a single processor desktop or server system, but alternative embodiments can be included in a multiprocessor system.
  • System 100 is an example of a hub architecture.
  • the computer system 100 includes a processor 102 to process data signals.
  • the processor 102 can be a complex instruction set computer (CISC) microprocessor, a reduced instruction set computing (RISC) microprocessor, a very long instruction word (VLIW) microprocessor, a processor implementing a combination of instruction sets, or any other processor device, such as a digital signal processor, for example.
  • the processor 102 is coupled to a processor bus 110 that can transmit data signals between the processor 102 and other components in the system 100 .
  • the elements of system 100 perform their conventional functions that are well known to those familiar with the art.
  • the processor 102 includes a Level 1 (L 1 ) internal cache memory 104 .
  • the processor 102 can have a single internal cache or multiple levels of internal cache.
  • the cache memory can reside external to the processor 102 .
  • Other embodiments can also include a combination of both internal and external caches depending on the particular implementation and needs.
  • Register file 106 can store different types of data in various registers including integer registers, floating point registers, status registers, and instruction pointer register.
  • Execution unit 108 including logic to perform integer and floating point operations, also resides in the processor 102 .
  • the processor 102 also includes a microcode (ucode) ROM that stores microcode for certain macroinstructions.
  • execution unit 108 includes logic to handle a packed instruction set 109 .
  • the packed instruction set 109 includes a packed shuffle instruction for organizing data.
  • System 100 includes a memory 120 .
  • Memory 120 can be a dynamic random access memory (DRAM) device, a static random access memory (SRAM) device, flash memory device, or other memory device.
  • DRAM dynamic random access memory
  • SRAM static random access memory
  • Memory 120 can store instructions and/or data represented by data signals that can be executed by the processor 102 .
  • a system logic chip 116 is coupled to the processor bus 110 and memory 120 .
  • the system logic chip 116 in the illustrated embodiment is a memory controller hub (MCH).
  • the processor 102 can communicate to the MCH 116 via a processor bus 110 .
  • the MCH 116 provides a high bandwidth memory path 118 to memory 120 for instruction and data storage and for storage of graphics commands, data and textures.
  • the MCH 116 is to direct data signals between the processor 102 , memory 120 , and other components in the system 100 and to bridge the data signals between processor bus 110 , memory 120 , and system I/O 122 .
  • the system logic chip 116 can provide a graphics port for coupling to a graphics controller 112 .
  • the MCH 116 is coupled to memory 120 through a memory interface 118 .
  • the graphics card 112 is coupled to the MCH 116 through an Accelerated Graphics Port (AGP) interconnect 114 .
  • AGP Accelerated Graphics Port
  • System 100 uses a proprietary hub interface bus 122 to couple the MCH 116 to the I/O controller hub (ICH) 130 .
  • the ICH 130 provides direct connections to some I/O devices via a local I/O bus.
  • the local I/O bus is a high-speed I/O bus for connecting peripherals to the memory 120 , chipset, and processor 102 .
  • Some examples are the audio controller, firmware hub (flash BIOS) 128 , wireless transceiver 126 , data storage 124 , legacy I/O controller containing user input and keyboard interfaces, a serial expansion port such as Universal Serial Bus (USB), and a network controller 134 .
  • the data storage device 124 can comprise a hard disk drive, a floppy disk drive, a CD-ROM device, a flash memory device, or other mass storage device.
  • FIG. 1B illustrates an alternative embodiment of a data processing system 140 which implements the principles of the present invention.
  • data processing system 140 is an Intel® Personal Internet Client Architecture (Intel® PCA) applications processors with Intel XScaleTM technology (as described on the world-wide web at developer.intel.com). It will be readily appreciated by one of skill in the art that the embodiments described herein can be used with alternative processing systems without departure from the scope of the invention.
  • Intel® PCA Intel® Personal Internet Client Architecture
  • Computer system 140 comprises a processing core 159 capable of performing SIMD operations including a shuffle.
  • processing core 159 represents a processing unit of any type of architecture, including but not limited to a CISC, a RISC or a VLIW type architecture.
  • Processing core 159 may also be suitable for manufacture in one or more process technologies and by being represented on a machine readable media in sufficient detail, may be suitable to facilitate said manufacture.
  • Processing core 159 comprises an execution unit 142 , a set of register file(s) 145 , and a decoder 144 .
  • Processing core 159 also includes additional circuitry (not shown) which is not necessary to the understanding of the present invention.
  • Execution unit 142 is used for executing instructions received by processing core 159 .
  • execution unit 142 can recognize instructions in packed instruction set 143 for performing operations on packed data formats.
  • Packed instruction set 143 includes instructions for supporting shuffle operations, and may also include other packed instructions.
  • Execution unit 142 is coupled to register file 145 by an internal bus.
  • Register file 145 represents a storage area on processing core 159 for storing information, including data.
  • Execution unit 142 is coupled to decoder 144 .
  • Decoder 144 is used for decoding instructions received by processing core 159 into control signals and/or microcode entry points. In response to these control signals and/or microcode entry points, execution unit 142 performs the appropriate operations.
  • FIG. 1C illustrates yet alternative embodiments of a data processing system capable of performing SIMD shuffle operations.
  • data processing system 160 may include a main processor 166 , a SIMD coprocessor 161 , a cache memory 167 , and an input/output system 168 .
  • the input/output system 168 may optionally be coupled to a wireless interface 169 .
  • SIMD coprocessor 161 is capable of performing SIMD operations including data shuffles.
  • Processing core 170 may be suitable for manufacture in one or more process technologies and by being represented on a machine readable media in sufficient detail, may be suitable to facilitate the manufacture of all or part of data processing system 160 including processing core 170 .
  • the main processor 166 executes a stream of data processing instructions that control data processing operations of a general type including interactions with the cache memory 167 , and the input/output system 168 .
  • Embedded within the stream of data processing instructions are SIMD coprocessor instructions.
  • the decoder 165 of main processor 166 recognizes these SIMD coprocessor instructions as being of a type that should be executed by an attached SIMD coprocessor 161 . Accordingly, the main processor 166 issues these SIMD coprocessor instructions (or control signals representing SIMD coprocessor instructions) on the coprocessor bus 166 where from they are received by any attached SIMD coprocessors. In this case, the SIMD coprocessor 161 will accept and execute any received SIMD coprocessor instructions intended for it.
  • processing core 170 main processor 166 , and a SIMD coprocessor 161 are integrated into a single processing core 170 comprising an execution unit 162 , a set of register file(s) 164 , and a decoder 165 to recognize instructions of instruction set 163 including SIMD shuffle instructions.
  • micro-instructions are converted into a single micro-op, and others need several micro-ops to complete the full operation.
  • the decoder 228 accesses the microcode ROM 232 to do the macro-instruction.
  • a packed shuffle instruction can be decoded into a small number of micro ops for processing at the instruction decoder 228 .
  • an instruction for a packed data shuffle algorithm can be stored within the microcode ROM 232 should a number of micro-ops be needed to accomplish the operation.
  • the trace cache 230 refers to a entry point programmable logic array (PLA) to determine a correct micro-instruction pointer for reading the micro-code sequences for the shuffle algorithms in the micro-code ROM 232 .
  • PLA programmable logic array
  • Some SIMD and other multimedia types of instructions are considered complex instructions. Most floating point related instructions are also complex instructions. As such, when the instruction decoder 228 encounters a complex macro-instruction, the microcode ROM 232 is accessed at the appropriate location to retrieve the microcode sequence for that macro-instruction. The various micro-ops needed for performing that macro-instruction are communicated to the out-of-order execution engine 203 for execution at the appropriate integer and floating point execution units.
  • the out-of-order execution engine 203 is where the micro-instructions are prepared for execution.
  • the out-of-order execution logic has a number of buffers to smooth out and re-order the flow of micro-instructions to optimize performance as they go down the pipeline and get scheduled for execution.
  • the allocator logic allocates the machine buffers and resources that each uop needs in order to execute.
  • the register renaming logic renames logic registers onto entries in a register file.
  • the allocator also allocates an entry for each uop in one of the two uop queues, one for memory operations and one for non-memory operations, in front of the instruction schedulers: memory scheduler, fast scheduler 202 , slow/general floating point scheduler 204 , and simple floating point scheduler 206 .
  • the uop schedulers 202 , 204 , 206 determine when a uop is ready to execute based on the readiness of their dependent input register operand sources and the availability of the execution resources the uops need to complete their operation.
  • the fast scheduler 202 of this embodiment can schedule on each half of the main clock cycle while the other schedulers can only schedule once per main processor clock cycle.
  • the schedulers arbitrate for the dispatch ports to schedule uops for execution.
  • Register files 208 , 210 sit between the schedulers 202 , 204 , 206 , and the execution units 212 , 214 , 216 , 218 , 220 , 222 , 224 in the execution block 211 .
  • Each register file 208 , 210 of this embodiment also includes a bypass network that can bypass or forward just completed results that have not yet been written into the register file to new dependent uops.
  • the integer register file 208 and the floating point register file 210 are also capable of communicating data with the other.
  • the integer register file 208 is split into two separate register files, one register file for the low order 32 bits of data and a second register file for the high order 32 bits of data.
  • the floating point register file 210 of one embodiment has 128 bit wide entries because floating point instructions typically have operands from 64 to 128 bits in width.
  • data element 312 used to describe the contents of an example shuffle mask for one embodiment.
  • the shuffle mask 318 for one embodiment is comprised of three portions: a ‘set to zero flag’ field 315 , a ‘reserved’ field 316 , and a ‘selections bits’ field 317 .
  • the ‘set to zero flag’ field 315 is to indicate whether the resultant data element position designated by the present mask should be zeroed out, or in other words, replaced with a value of zero (‘0’).
  • the mask 318 of data element 312 corresponds to the second leftmost data element position. If the selection bits 317 of this mask 318 contain a value of ‘X’, the data element from data element position ‘X’ in the source data operand is shuffled into the second leftmost data element position in the resultant. But if the ‘set to zero flag’ field 315 is set, the second leftmost data element position in the resultant is replaced with ‘0’ and the designation of the selection bits 317 ignored.
  • FIG. 3C illustrates the structure of a mask 338 for another embodiment that operates with byte size data elements and 128 bit wide packed operands, but with multiple data element sources.
  • the mask 338 is comprised of a ‘set to zero’ field 335 , a ‘source (src) select’ field 336 , and a ‘selection’ field 337 .
  • the ‘set to zero’ field 335 and ‘selection’ field 337 function similar to the descriptions above.
  • the ‘source select’ field 336 of this embodiment is to indicate from which data source the data operand specified by the selection bits should be obtained.
  • the same set of masks may be used with multiple data sources such as a plurality of multimedia registers.
  • destination operand identifier 476 is the same as source operand identifier 474 .
  • destination operand identifier 476 is the same as source operand identifier 475 . Therefore, for embodiments of shuffle operations, one of the source operands identified by source operand identifiers 474 and 475 is overwritten by the results of the shuffle operations.
  • Opcode formats 460 and 470 allow register to register, memory to register, register by memory, register by register, register by immediate, register to memory addressing specified in part by MOD fields 463 and 473 and by optional scale-index-base and displacement bytes.
  • sIMED single instruction multiple data
  • CDP coprocessor data processing
  • Operation encoding (opcode) format 480 depicts one such CDP instruction having CDP opcode fields 482 and 489 .
  • the type of CDP instruction for alternative embodiments of shuffle operations, may be encoded by one or more of fields 483 , 484 , 487 , and 488 . Up to three operand locations per instruction may be identified, including up to two source operand identifiers 485 and 490 and one destination operand identifier 486 .
  • One embodiment of the coprocessor can operate on 8, 16, 32, and 64 bit values.
  • the shuffle operation is performed on fixed-point or integer data elements.
  • a shuffle instruction may be executed conditionally, using condition field 481 .
  • source data sizes may be encoded by field 483 .
  • Zero (Z), negative (N), carry (C), and overflow (V) detection can be done on SIMD fields.
  • the type of saturation may be encoded by field 484 .
  • FIG. 5 is a block diagram of one embodiment of logic to perform a shuffle operation on a data operand based on a shuffle mask in accordance with the present invention.
  • the instruction (PSHUFB) for shuffle operation with a set to zero capability of this embodiment begins with two pieces of information a first (mask) operand 510 and a second (data) operand 520 .
  • MASK, DATA, and RESULTANT are generally referred to as operands or data blocks, but not restricted as such, and also include registers, register files, and memory locations.
  • the shuffle PSHUFB instruction is decoded into one micro-operation.
  • the instruction may be decoded into a various number of micro-ops to perform the shuffle operation on the data operands.
  • the operands 510 , 520 are 128 bit wide pieces of information stored in a source register/memory having byte wide data elements.
  • the operands 510 , 520 are held in 128 bit long SIMD registers, such as 128 bit SSE 2 XMM registers.
  • the RESULTANT 540 is also a MMX or XMM data register.
  • RESULTANT 540 may also be the same register or memory location as one of the source operands.
  • the operands and registers can be other widths such as 32, 64, and 256 bits, and have word, doubleword, or quadword sized data elements.
  • the first operand 510 in this example is comprised of a set of sixteen masks (in hexadecimal format): 0x0E, 0x0A, 0x09, 0x8F, 0x02, 0x0E, 0x06, 0x06, 0x06, 0xF0, 0x04, 0x08, 0x08, 0x06, 0x0D, and 0x00.
  • Each individual mask is to specify the contents of its corresponding data element position in the resultant 540 .
  • the second operand 520 is comprised of sixteen data segments: P, O, N, M, L, K, J, I, H, G, F, E, D, C, B, and A. Each data segment in the second operand 520 is also labeled with a data element position value in hex format.
  • the data segments here are of equal length and each comprise of a single byte (8 bits) of data. If each data element was a word (16 bits), doubleword (32 bits), or a quadword (64 bits), the 128 bit operands would have eight word wide, four doubleword wide, or two quadword wide data elements, respectively.
  • another embodiment of the present invention can operate with other sizes of operands and data segments. Embodiments of the present invention are not restricted to particular length data operands, data segments, or shift counts, and can be sized appropriately for each implementation.
  • the operands 510 , 520 can reside either in a register or a memory location or a register file or a mix.
  • the data operands 510 , 520 are sent to the shuffle logic 530 of an execution unit in the processor along with a shuffle instruction.
  • the shuffle instruction can be in the form of a micro operation (uop) or some other decoded format.
  • the two data operands 510 , 520 are received at shuffle logic 530 .
  • the shuffle logic 530 selects data elements from the source data operand 520 based on the values in the mask operand 510 and arranges/shuffles the selected data elements into the appropriate positions in the resultant 540 .
  • the shuffle logic 530 also zeroes out the given data element positions in the resultant 540 as specified.
  • the resultant 540 is comprised of sixteen data segments: O, K, J, ‘0’, C, O, G, G, F, ‘0’, E, I, I, G, N, and A.
  • the mask at the second leftmost data element position in the mask operand 510 is 0x0A.
  • the shuffle logic 530 interprets the mask for that position. This selection field has a hex value of ‘A’.
  • the shuffle logic 530 copies the data, K, in the data element position ‘0xA’ of the data operand 520 to the second leftmost data element position of the resultant 540 .
  • the shuffle logic 530 of this embodiment also supports the flush to zero function of the shuffle instruction.
  • the shuffle mask at the fourth data element position from the left for the mask operand 510 is 0x8F.
  • the shuffle logic 510 recognizes that the ‘set to zero’ field is set as indicated by a ‘1’ at bit 8 of the mask.
  • the flush to zero directive trumps the selection field and the shuffle logic 510 ignores the hex value ‘F’ in the selection field of that mask.
  • a ‘0’ is placed in the corresponding fourth data element position from the left in the resultant 540 .
  • each shuffle mask can be used to designate the content of a single data element position in the resultant.
  • each individual byte wide shuffle mask corresponds to a byte wide data element position in the resultant 540 .
  • combinations of multiple masks can be used to designate blocks of data elements together.
  • two byte wide masks can be used together to designate a word wide data element.
  • Shuffle masks are not restricted to being byte wide and can be any other size needed in that particular implementation.
  • data elements and data element positions can possess other granularities other than bytes.
  • FIG. 6 is a block diagram of one embodiment of a circuit 600 for performing a data shuffling operation in accordance with the present invention.
  • the circuit of this embodiment comprises a multiplexing structure to select the correct result byte from the first source operand based on decoding shuffle mask of the second operand.
  • the source data operand here is comprised of the upper packed data elements and the lower packed data elements.
  • the multiplexing structure of this embodiment is relatively simpler than other multiplexing structures used to implement other packed instructions. As a result, the multiplexing structure of this embodiment does not introduce any new critical timing path.
  • the circuit 600 of this embodiment includes a shuffle mask block, blocks to hold lower/upper packed data elements from source operands, a first plurality of eight to one (8:1) muxes for initial selection of data elements, another plurality of three to one (3:1) muxes for selection of upper and lower data elements, mux select & zero logic and a multitude of control signals.
  • a limited number of the 8:1 and 3:1 muxes are shown in FIG. 6 and represented by dots. However, their function is similar to those illustrated and can be understood from the description below.
  • shuffle handling circuit 600 two operands are received at this shuffle handling circuit 600 : a first operand with a set of packed data elements and a second operand with a set of shuffle masks.
  • the shuffle masks are propagated to shuffle mask block 602 .
  • the set of shuffle masks are decoded at the mux select and zero logic block 604 to generate a variety of select signals (SELECT A 606 , SELECT B 608 , SELECT C 610 ) and a set to zero signal (ZERO) 611 . These signals are used to control the operation of the muxes in piecing together the resultant 632 .
  • the mask operand and data operand are both 128 bits long and each are packed with of sixteen byte size data segments.
  • the value N as shown on various signals is sixteen in this case.
  • the data elements are separated into a set of lower and upper packed data elements, each set having eight data elements. This allows for the use of smaller 8 : 1 muxes during the data element selection rather than 16:1 muxes.
  • These lower and upper sets of packed data elements are held at lower and upper storage areas 612 , 622 , respectively.
  • each of the eight data elements are sent to the first set of sixteen individual 8:1 muxes 618 A-D via a set of lines such as routing lines 614 .
  • Each of the sixteen 8:1 muxes 618 A-D are controlled with one of the N SELECT A signals 606 . Depending on the value of its SELECT A 606 , that mux is to output one of the eight lower data elements 614 for further processing.
  • Each of the sixteen 8:1 muxes is for one of the sixteen resultant data element positions.
  • sixteen 8:1 muxes are present for the upper packed data elements. The eight upper data elements are sent to each of the second set of sixteen 8:1 muxes 624 A-D.
  • Each of the sixteen 3:1 muxes 628 A-D corresponds to a data element position in the resultant 632 .
  • the sixteen outputs 620 A-D from the sixteen lower data muxes 618 A-D are routed to a set of sixteen 3:1 upper/lower selection muxes 628 A-D as are the outputs 626 A-D from the upper data muxes 624 A-D.
  • Each of these 3:1 selection muxes 628 D-D receives its own SELECT C 610 and a ZERO 611 signals from the mux select & zero logic 604 .
  • the value on the SELECT C 610 for that 3:1 mux is to indicate whether the mux is to output the selected data operand from the lower data set or from the upper data set.
  • the control signal ZERO 611 to each 3:1 mux is to indicate whether that mux should force its output to zero (‘0’).
  • the control signal ZERO 611 supercedes the selection on SELECT C 610 and forces the output for that data element position to ‘0’ in the resultant 632 .
  • 3:1 mux 628 A receives the selected lower data element 620 A from 8:1 mux 618 A and the selected upper data element 626 A from 8:1 mux 624 A for that data element position.
  • SELECT C 610 controls which of the data elements to shuffle at its output 630 A into the data element position it manages in the resultant 632 .
  • signal ZERO 611 to the mux 628 A is active, indicated that the shuffle mask for that data element position states that a ‘0’ is desired, the mux output 630 A is ‘0’ and neither of the data element inputs 620 A, 626 A, are used.
  • the resultant 632 of the shuffle operation is composed of the outputs 630 A-D from the sixteen 3:1 muxes 628 A-D, wherein each output corresponds to a specific data element position and is either a data element or a ‘0’.
  • each 3:1 mux output is a byte wide and the resultant is a data block composed of sixteen packed bytes of data.
  • FIG. 7 illustrates the operation of a data shuffle on byte wide data elements in accordance with one embodiment of the present invention.
  • This is an example of the instruction “PSHUFB DATA, MASK”. Note that the most significant bit of shuffle masks for byte positions 0x6 and 0xC of MASK 701 are set so the result in resultant 741 for those positions are zero.
  • source data is organized into a destination data storage device 721 , which in one embodiment is also the source data storage device 721 , in view of a set of masks 701 that specify the address wherein respective data elements from the source operand 721 are to be stored in the destination register 741 .
  • the two source operands, mask 701 and data 721 each comprise of sixteen packed data elements in this example, as does the resultant 741 .
  • each of the data elements involved is a eight bits or a byte wide.
  • mask 701 , data 721 , and resultant 741 data blocks are each 128 bits long.
  • these data blocks can reside in memory or registers.
  • the arrangement of the masks is based on the desired data processing operation, which may include for example, a filtering operation or a convolution operation.
  • data operand 721 includes source data elements of: P 722 , O 723 , N 724 , M 725 , L 726 , K 727 , J 728 , I 729 , H 730 , G 731 , F 732 , E 733 , D 734 , C 735 , B 736 , A 737 .
  • the data element position is also noted under the data as a hex value. Accordingly, a packed shuffle operation is performed with the mask 701 and data 721 . Using the set of shuffle masks 701 , processing of the data 721 can be performed in parallel.
  • the data operand 821 includes source data elements of: H 822 , G 823 , F 824 , E 835 , D 836 , C 827 , B 828 , A 829 .
  • the data element position is also noted under the data as a hex value.
  • each of the word size data elements in the data operand 821 have data position addresses it occupies two byte size positions.
  • data H 822 takes up byte size data element positions 0xF and 0xE.
  • a packed shuffle operation is performed with the mask 801 and data 821 .
  • the arrows in FIG. 8 illustrate the shuffling of the data elements per the shuffle masks in mask 801 .
  • the appropriate data from the designated data element position of the data operand 821 or a ‘0’ is shuffled to the corresponding data element position in the resultant 831 for that particular shuffle mask.
  • the byte size shuffle masks operate in pairs in order to designate word size data elements.
  • FIG. 9 is a flow chart 900 illustrating one embodiment of a method to shuffle data.
  • the length value of L is generally used here to represent the width of the operands and data blocks. Depending on the particular embodiment, L can be used to designate the width in terms of number of data segments, bits, bytes, words, etc.
  • a first length L packed data operand is received for use with a shuffle operation.
  • a length L set of M length shuffle masks designating a shuffle pattern is received at block 920 .
  • L is 128 bits and M is 8 bits or a byte. In another embodiment, L and M can also be other values, such as 256 and 16, respectively.
  • the shuffle operation is performed wherein data elements from the data operand are shuffled arranged into a resultant in accordance to the shuffle pattern.
  • the shuffle operation makes use of three separate registers or memory locations: two source and one destination.
  • the destination in an alternative embodiment is a register or memory location that is different from either of the source operands.
  • the source table data is not overridden and can be reused.
  • the table data is treated as coming from different portions of a larger table.
  • LOW TABLE DATA 1021 is from a lower address region of the table
  • HIGH TABLE DATA 1051 is from a higher address region of the table.
  • Embodiments of the present invention are not restrictive as to where the table data can originates.
  • the data blocks 1021 , 1051 can be adjacent, far apart, or even overlapping.
  • table data can also be from different data tables or different memory sources.
  • FIG. 10C illustrates a logical packed AND operation involving SELECT FILTER 1043 and the set of shuffle masks MASK 1001 .
  • a mask to selects data values accessed from the first table section with indices zero to fifteen is computed with a packed compare equal operation for this embodiment in FIG. 10D by selecting the shuffle control bytes whose fifth bit is a zero.
  • FIG. 10D illustrates a packed “compare equal operation” of LOW FILTER 1045 and TABLE SELECT MASK 1044 .
  • the low table select mask produced in FIG. 10D for the first table section selects data elements accessed from the first table section with another packed shuffle operation.
  • LOW FILTER 1045 in this instance is a mask to pull out or highlight the data element positions indicated by the shuffle masks as coming from the first data set 1021 .
  • FIG. 11 is a flow chart illustrating one embodiment of a method to perform a table lookup using SIMD instructions.
  • the flow described here generally follows the methodology of FIGS. 10 A-H, but is not restricted as such. Some of these operations can also be performed in different order or using various types of SIMD instructions.
  • a set of shuffle masks designating a shuffle pattern is received. These shuffle masks also include source fields to indicate from which table or source to shuffle data elements to obtain the desired resultant.
  • the data elements for a first portion of a table or a first data set is loaded. The first portion data elements are shuffled in accordance to the shuffle pattern of block 1102 at block 1106 .
  • FIG. 13A illustrates a first packed data shuffle operation of a first mask, MASK A 1302 , on a first source data operand, DATA A 1304 .
  • the desired interleaved resultant 1314 is to include an interleaved pattern of one data element from a first data source 1304 and another data element from a second data source 1310 .
  • the fifth byte of DATA A 1304 is to be interleaved with the twelfth byte of DATA B 1310 .
  • MASK A 1302 includes a repeated pattern of “0x80” and “0x05” in this embodiment.
  • FIG. 15F illustrates the resultant data, INTERLEAVED A & B DATA 1530 , for the packed logical OR-ing of MASKED DATA A 1522 and MASKED DATA B 1524 .
  • the shuffled blue data is now merged together with the interleaved red and green data with another packed logical OR operation.
  • FIG. 15G illustrates the new resultant, INTERLEAVED A, B, & C DATA 1532 , from the packed logic OR-ing of MASKED DATA C 1526 and MASKED DATA A & B 1530 .
  • the resultant data block of FIG. 15G contains the interleaved RGB data for the first five pixels and a portion of the sixth pixel. Subsequent iterations of the algorithm of this embodiment will yield the interleaved RGB data for the rest of the sixteen pixels.
  • the rightmost two data elements relate to the sixth pixel, which already had its red data R 5 arranged with the first interleaved data set 1532 .
  • the raw pixel color data is shifted again by the appropriate number of places per the processing results of the second pass.
  • data for five additional pixels has been processed for red and blue, so the data elements for red data operand DATA A′ 1546 and for blue data operand DATA C′ 1544 are shifted to the right by five data element positions.
  • Data for six pixels has been processed for green, so the data elements for green data operand DATA B′ 1542 is shifted to the right by six positions.
  • the shifted data for this third pass is illustrated in FIG. 15J.
  • a repeat of the packed shuffle and logical OR operations above are applied to DATA C′′ 1552 , DATA A′′ 1554 , and DATA B′′ 1556 .
  • the resultant interleaved RGB data for the last of the sixteen pixels is illustrated in FIG. 15K as INTERLEAVED A′, B′ DATA 1558 .
  • the rightmost data element with B 10 relates to the eleventh pixel, which already has its green data G 10 and red data R 10 arranged with the second interleaved data set 1548 .
  • data from multiple sources 1512 , 1514 , 1516 can be merged and rearranged together in a desired fashion for further use or processing like these resultants 1532 , 1548 , 1558 .
  • FIG. 16 is a flow chart illustrating one embodiment of a method to shuffle data between multiple registers to generate interleaved data.
  • embodiments of the present method can be applied to the generation of interleaved pixel data as discussed in FIGS. 15 A-K.
  • the present embodiment is described in the context of three data sources or planes of data, other embodiments can operate with two or more planes of data. These planes of data can include color data for one or more image frames.
  • frame data for a first, second, and third plane are loaded.
  • RGB color data for a plurality of pixels are available as individual colors from three different planes.
  • an appropriate control pattern is selected for each plane of data.
  • the shuffle pattern is selected based on which order the color data is desired and which iteration is presently being executed.
  • the frame data from the first data set, red is shuffled with a first shuffle control pattern at block 1608 to obtain shuffled red data.
  • the second data set, green is shuffled at block 1610 with a second shuffle control pattern to obtain shuffled green data.
  • the third data set, blue is shuffled with a third shuffle control pattern to achieve shuffled blue data.
  • the shuffled data of blocks 1608 , 1610 , 1612 , for the three data sets are merged together to form the interleaved resultant for this pass.
  • the resultant of the first pass can look like the interleaved data 1532 of FIG. 15G, wherein the RGB data for each pixel is grouped together as a set.
  • a check is made to determine whether there is more frame data loaded in the registers to shuffling. If not, a check is made at block 1620 to determine whether there is more data from the three planes of data to be interleaved. If not, the method is done. If there is more plane data available at block 1620 , the process proceeds back to block 1602 to load more frame data for shuffling.
  • Embodiments of algorithms using packed shuffle instructions in accordance with the present invention can also improve processor and system performance with present hardware resources. But as technology continues to improve, embodiments of the present invention when combined with greater amounts of hardware resources and faster, more efficient logic circuits, can have an even more profound impact on improving performance. Thus, one efficient embodiment of a packed shuffle instruction having byte granularity and a flush to zero option can have different and greater impact across processor generations. Simply adding more resources in modem processor architectures alone does not guarantee better performance improvement. By also maintaining the efficiency of applications like one embodiment of the parallel table lookup and the packed byte shuffle instruction (PSHUFB), larger performance improvements can be possible.
  • PSHUFB packed byte shuffle instruction

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Communication Control (AREA)
  • Image Analysis (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Error Detection And Correction (AREA)
  • Radar Systems Or Details Thereof (AREA)
US10/611,344 2001-10-29 2003-06-30 Method and apparatus for shuffling data Abandoned US20040054877A1 (en)

Priority Applications (22)

Application Number Priority Date Filing Date Title
US10/611,344 US20040054877A1 (en) 2001-10-29 2003-06-30 Method and apparatus for shuffling data
KR20057025313A KR100831472B1 (ko) 2003-06-30 2004-06-24 데이터 셔플링을 위한 방법 및 장치
DE602004023081T DE602004023081D1 (de) 2003-06-30 2004-06-24 Verfahren und vorrichtung zum mischen von daten
CNB2004800184438A CN100492278C (zh) 2003-06-30 2004-06-24 混洗数据的方法和装置
JP2006515370A JP4607105B2 (ja) 2003-06-30 2004-06-24 データをシャッフルするための方法及び装置
EP04756204A EP1639452B1 (en) 2003-06-30 2004-06-24 Method and apparatus for shuffling data
AT04756204T ATE442624T1 (de) 2003-06-30 2004-06-24 Verfahren und vorrichtung zum mischen von daten
RU2006102503A RU2316808C2 (ru) 2003-06-30 2004-06-24 Способ и устройство тасования данных
PCT/US2004/020601 WO2005006183A2 (en) 2003-06-30 2004-06-24 Method and apparatus for shuffling data
CN200910130582.4A CN101620525B (zh) 2003-06-30 2004-06-24 混洗数据的方法和装置
TW93118830A TWI270007B (en) 2003-06-30 2004-06-28 Method and apparatus for shuffling data
HK06105784.3A HK1083657A1 (en) 2003-06-30 2006-05-18 Method and apparatus for shuffling data
US12/387,958 US8214626B2 (en) 2001-10-29 2009-03-31 Method and apparatus for shuffling data
JP2010180413A JP5490645B2 (ja) 2003-06-30 2010-08-11 データをシャッフルするための方法及び装置
US12/901,336 US8225075B2 (en) 2001-10-29 2010-10-08 Method and apparatus for shuffling data
JP2011045001A JP5535965B2 (ja) 2003-06-30 2011-03-02 データをシャッフルするための方法及び装置
US13/540,576 US9477472B2 (en) 2001-10-29 2012-07-02 Method and apparatus for shuffling data
US13/608,953 US8688959B2 (en) 2001-10-29 2012-09-10 Method and apparatus for shuffling data
JP2013115254A JP5567181B2 (ja) 2003-06-30 2013-05-31 データをシャッフルするための方法及び装置
US14/586,558 US9229718B2 (en) 2001-10-29 2014-12-30 Method and apparatus for shuffling data
US14/586,581 US9229719B2 (en) 2001-10-29 2014-12-30 Method and apparatus for shuffling data
US15/299,914 US10152323B2 (en) 2001-10-29 2016-10-21 Method and apparatus for shuffling data

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/952,891 US7085795B2 (en) 2001-10-29 2001-10-29 Apparatus and method for efficient filtering and convolution of content data
US10/611,344 US20040054877A1 (en) 2001-10-29 2003-06-30 Method and apparatus for shuffling data

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US09/952,891 Continuation-In-Part US7085795B2 (en) 1995-08-31 2001-10-29 Apparatus and method for efficient filtering and convolution of content data

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US12/387,958 Division US8214626B2 (en) 2001-10-29 2009-03-31 Method and apparatus for shuffling data

Publications (1)

Publication Number Publication Date
US20040054877A1 true US20040054877A1 (en) 2004-03-18

Family

ID=34062338

Family Applications (8)

Application Number Title Priority Date Filing Date
US10/611,344 Abandoned US20040054877A1 (en) 2001-10-29 2003-06-30 Method and apparatus for shuffling data
US12/387,958 Expired - Fee Related US8214626B2 (en) 2001-10-29 2009-03-31 Method and apparatus for shuffling data
US12/901,336 Expired - Fee Related US8225075B2 (en) 2001-10-29 2010-10-08 Method and apparatus for shuffling data
US13/540,576 Expired - Lifetime US9477472B2 (en) 2001-10-29 2012-07-02 Method and apparatus for shuffling data
US13/608,953 Expired - Lifetime US8688959B2 (en) 2001-10-29 2012-09-10 Method and apparatus for shuffling data
US14/586,558 Expired - Fee Related US9229718B2 (en) 2001-10-29 2014-12-30 Method and apparatus for shuffling data
US14/586,581 Expired - Fee Related US9229719B2 (en) 2001-10-29 2014-12-30 Method and apparatus for shuffling data
US15/299,914 Expired - Fee Related US10152323B2 (en) 2001-10-29 2016-10-21 Method and apparatus for shuffling data

Family Applications After (7)

Application Number Title Priority Date Filing Date
US12/387,958 Expired - Fee Related US8214626B2 (en) 2001-10-29 2009-03-31 Method and apparatus for shuffling data
US12/901,336 Expired - Fee Related US8225075B2 (en) 2001-10-29 2010-10-08 Method and apparatus for shuffling data
US13/540,576 Expired - Lifetime US9477472B2 (en) 2001-10-29 2012-07-02 Method and apparatus for shuffling data
US13/608,953 Expired - Lifetime US8688959B2 (en) 2001-10-29 2012-09-10 Method and apparatus for shuffling data
US14/586,558 Expired - Fee Related US9229718B2 (en) 2001-10-29 2014-12-30 Method and apparatus for shuffling data
US14/586,581 Expired - Fee Related US9229719B2 (en) 2001-10-29 2014-12-30 Method and apparatus for shuffling data
US15/299,914 Expired - Fee Related US10152323B2 (en) 2001-10-29 2016-10-21 Method and apparatus for shuffling data

Country Status (11)

Country Link
US (8) US20040054877A1 (ja)
EP (1) EP1639452B1 (ja)
JP (4) JP4607105B2 (ja)
KR (1) KR100831472B1 (ja)
CN (2) CN101620525B (ja)
AT (1) ATE442624T1 (ja)
DE (1) DE602004023081D1 (ja)
HK (1) HK1083657A1 (ja)
RU (1) RU2316808C2 (ja)
TW (1) TWI270007B (ja)
WO (1) WO2005006183A2 (ja)

Cited By (64)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040054879A1 (en) * 2001-10-29 2004-03-18 Macy William W. Method and apparatus for parallel table lookup using SIMD instructions
US20050188216A1 (en) * 2003-04-18 2005-08-25 Via Technologies, Inc. Apparatus and method for employing cyrptographic functions to generate a message digest
US20070006271A1 (en) * 2005-06-29 2007-01-04 Scott Janus Techniques for shuffling video information
US20070074012A1 (en) * 2005-09-28 2007-03-29 Arc International (Uk) Limited Systems and methods for recording instruction sequences in a microprocessor having a dynamically decoupleable extended instruction pipeline
US20070106883A1 (en) * 2005-11-07 2007-05-10 Choquette Jack H Efficient Streaming of Un-Aligned Load/Store Instructions that Save Unused Non-Aligned Data in a Scratch Register for the Next Instruction
US20070226469A1 (en) * 2006-03-06 2007-09-27 James Wilson Permutable address processor and method
US20080077772A1 (en) * 2006-09-22 2008-03-27 Ronen Zohar Method and apparatus for performing select operations
US20080077768A1 (en) * 2006-09-27 2008-03-27 Hiroshi Inoue Merge Operations Based on SIMD Instructions
US20080282070A1 (en) * 2006-10-27 2008-11-13 Masato Uchiyama Simd arithmetic device capable of high-speed computing
US20090100253A1 (en) * 2007-10-12 2009-04-16 Moyer William C Methods for performing extended table lookups
US20090100247A1 (en) * 2007-10-12 2009-04-16 Moyer William C Simd permutations with extended range in a data processor
US20090172358A1 (en) * 2007-12-30 2009-07-02 Zeev Sperber In-lane vector shuffle instructions
US20090187746A1 (en) * 2008-01-22 2009-07-23 Arm Limited Apparatus and method for performing permutation operations on data
US20090249026A1 (en) * 2008-03-28 2009-10-01 Mikhail Smelyanskiy Vector instructions to enable efficient synchronization and parallel reduction operations
US20100011190A1 (en) * 2008-07-09 2010-01-14 Sun Microsystems, Inc. Decoding multithreaded instructions
US20110029759A1 (en) * 2001-10-29 2011-02-03 Macy Jr William W Method and apparatus for shuffling data
WO2013095610A1 (en) * 2011-12-23 2013-06-27 Intel Corporation Apparatus and method for shuffling floating point or integer values
US20130166273A1 (en) * 2011-12-26 2013-06-27 Fujitsu Limited Circuit emulation apparatus and circuit emulation method
CN103501348A (zh) * 2013-10-16 2014-01-08 华仪风能有限公司 一种风力发电机组主控系统与监控系统的通讯方法及系统
US20140013088A1 (en) * 2011-03-30 2014-01-09 Freescale Semiconductor, Inc. Integrated circuit device and methods of performing bit manipulation therefor
WO2014031129A1 (en) * 2012-08-23 2014-02-27 Qualcomm Incorporated Systems and methods of data extraction in a vector processor
US20140208066A1 (en) * 2013-01-23 2014-07-24 International Business Machines Corporation Vector generate mask instruction
US20150026439A1 (en) * 2011-12-22 2015-01-22 Elmoustapha Ould-Ahmed-Vall Apparatus and method for performing permute operations
US20150026440A1 (en) * 2011-12-23 2015-01-22 Elmoustapha Ould-Ahmed-Vall Apparatus and method for performing a permute operation
US20150121019A1 (en) * 2013-10-25 2015-04-30 Arm Limited Data processing device and method for interleaved storage of data elements
CN104657112A (zh) * 2006-09-22 2015-05-27 英特尔公司 用于处理文本串的指令和逻辑
CN105022609A (zh) * 2015-08-05 2015-11-04 浪潮(北京)电子信息产业有限公司 一种数据混洗方法和数据混洗单元
US20160048445A1 (en) * 2014-08-13 2016-02-18 International Business Machines Corporation Compiler optimizations for vector instructions
US9268683B1 (en) * 2012-05-14 2016-02-23 Kandou Labs, S.A. Storage method and apparatus for random access memory using codeword storage
WO2016043908A1 (en) * 2014-09-19 2016-03-24 Intel Corporation Data element selection and consolidation processors, methods, systems, and instructions
US9424039B2 (en) * 2014-07-09 2016-08-23 Intel Corporation Instruction for implementing vector loops of iterations having an iteration dependent condition
US9436467B2 (en) 2013-01-23 2016-09-06 International Business Machines Corporation Vector floating point test data class immediate instruction
US9471311B2 (en) 2013-01-23 2016-10-18 International Business Machines Corporation Vector checksum instruction
EP2889758A3 (en) * 2013-12-27 2016-10-19 Intel Corporation Functional unit for instruction execution pipeline capable of shifting different chunks of a packed data operand by different amounts
EP3123301A1 (en) * 2014-03-27 2017-02-01 Intel Corporation Processors, methods, systems, and instructions to store consecutive source elements to unmasked result elements with propagation to masked result elements
US9703557B2 (en) 2013-01-23 2017-07-11 International Business Machines Corporation Vector galois field multiply sum and accumulate instruction
US9715385B2 (en) 2013-01-23 2017-07-25 International Business Machines Corporation Vector exception code
US9823924B2 (en) 2013-01-23 2017-11-21 International Business Machines Corporation Vector element rotate and insert under mask instruction
US20180018299A1 (en) * 2016-07-13 2018-01-18 Qualcomm Incorporated Shuffler circuit for lane shuffle in simd architecture
US9880821B2 (en) 2015-08-17 2018-01-30 International Business Machines Corporation Compiler optimizations for vector operations that are reformatting-resistant
US9959247B1 (en) 2017-02-17 2018-05-01 Google Llc Permuting in a matrix-vector processor
EP3336691A1 (en) * 2016-12-13 2018-06-20 Arm Ltd Replicate elements instruction
US20180232414A1 (en) * 2014-06-26 2018-08-16 Amazon Technologies, Inc. Fast color searching
US10169014B2 (en) 2014-12-19 2019-01-01 International Business Machines Corporation Compiler method for generating instructions for vector operations in a multi-endian instruction set
US20190004814A1 (en) * 2017-06-29 2019-01-03 Advanced Micro Devices, Inc. Stream processor with decoupled crossbar for cross lane operations
US20190034345A1 (en) * 2017-07-31 2019-01-31 EMC IP Holding Company, LLC Cache management system and method
US10331830B1 (en) * 2016-06-13 2019-06-25 Apple Inc. Heterogeneous logic gate simulation using SIMD instructions
EP3391200A4 (en) * 2015-12-18 2019-07-31 Intel Corporation SYSTEMS, DEVICES AND PROCESSES FOR STEP-BY-STEP ACCESS
US10460416B1 (en) * 2017-10-17 2019-10-29 Xilinx, Inc. Inline image preprocessing for convolution operations using a matrix multiplier on an integrated circuit
US20190332489A1 (en) * 2010-06-14 2019-10-31 Veeam Software Ag Selective Processing of File System Objects for Image Level Backups
EP3001307B1 (en) * 2014-09-25 2019-11-13 Intel Corporation Bit shuffle processors, methods, systems, and instructions
US20200073662A1 (en) * 2018-08-30 2020-03-05 Advanced Micro Devices, Inc. Padded vectorization with compile time known masks
US10620958B1 (en) 2018-12-03 2020-04-14 Advanced Micro Devices, Inc. Crossbar between clients and a cache
US10831819B2 (en) 2014-09-02 2020-11-10 Amazon Technologies, Inc. Hue-based color naming for an image
CN112631596A (zh) * 2019-10-09 2021-04-09 安徽寒武纪信息科技有限公司 混洗方法及计算装置
CN112650496A (zh) * 2019-10-09 2021-04-13 安徽寒武纪信息科技有限公司 混洗方法及计算装置
US20210319296A1 (en) * 2020-04-08 2021-10-14 AutoBrains Technologies Ltd. Convolutional neural network with building blocks
US11216861B2 (en) 2014-06-26 2022-01-04 Amason Technologies, Inc. Color based social networking recommendations
US11221982B2 (en) * 2017-05-23 2022-01-11 Texas Instruments Incorporated Superimposing butterfly network controls for pattern combinations
CN114297138A (zh) * 2021-12-10 2022-04-08 龙芯中科技术股份有限公司 向量混洗方法、处理器及电子设备
US11362678B2 (en) 2011-12-30 2022-06-14 Streamscale, Inc. Accelerated erasure coding system and method
US11500723B2 (en) 2011-12-30 2022-11-15 Streamscale, Inc. Using parity data for concurrent data authentication, correction, compression, and encryption
US11768689B2 (en) 2013-08-08 2023-09-26 Movidius Limited Apparatus, systems, and methods for low power computational imaging
US11947962B2 (en) 2016-12-13 2024-04-02 Arm Limited Replicate partition instruction

Families Citing this family (55)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8290095B2 (en) 2006-03-23 2012-10-16 Qualcomm Incorporated Viterbi pack instruction
US20080071851A1 (en) * 2006-09-20 2008-03-20 Ronen Zohar Instruction and logic for performing a dot-product operation
US8515052B2 (en) 2007-12-17 2013-08-20 Wai Wu Parallel signal processing system and method
WO2009144681A1 (en) * 2008-05-30 2009-12-03 Nxp B.V. Vector shuffle with write enable
JP5375114B2 (ja) * 2009-01-16 2013-12-25 富士通株式会社 プロセッサ
JP5438551B2 (ja) * 2009-04-23 2014-03-12 新日鉄住金ソリューションズ株式会社 情報処理装置、情報処理方法及びプログラム
US20120254588A1 (en) * 2011-04-01 2012-10-04 Jesus Corbal San Adrian Systems, apparatuses, and methods for blending two source operands into a single destination using a writemask
US20120278591A1 (en) * 2011-04-27 2012-11-01 Advanced Micro Devices, Inc. Crossbar switch module having data movement instruction processor module and methods for implementing the same
KR101918464B1 (ko) 2011-09-14 2018-11-15 삼성전자 주식회사 스위즐드 버추얼 레지스터 기반의 프로세서 및 스위즐 패턴 제공 장치
JP5988222B2 (ja) * 2011-10-18 2016-09-07 パナソニックＩｐマネジメント株式会社 シャッフルパターン生成回路、プロセッサ、シャッフルパターン生成方法、命令
CN103999045B (zh) 2011-12-15 2017-05-17 英特尔公司 使用混洗表和混合表经由矢量指令优化程序循环的方法
CN104011646B (zh) 2011-12-22 2018-03-27 英特尔公司 用于产生按照数值顺序的连续整数的序列的处理器、方法、系统和指令
US10866807B2 (en) 2011-12-22 2020-12-15 Intel Corporation Processors, methods, systems, and instructions to generate sequences of integers in numerical order that differ by a constant stride
US10223112B2 (en) 2011-12-22 2019-03-05 Intel Corporation Processors, methods, systems, and instructions to generate sequences of integers in which integers in consecutive positions differ by a constant integer stride and where a smallest integer is offset from zero by an integer offset
US9898283B2 (en) 2011-12-22 2018-02-20 Intel Corporation Processors, methods, systems, and instructions to generate sequences of integers in which integers in consecutive positions differ by a constant integer stride and where a smallest integer is offset from zero by an integer offset
WO2013095657A1 (en) * 2011-12-23 2013-06-27 Intel Corporation Instruction and logic to provide vector blend and permute functionality
US9329863B2 (en) 2012-03-13 2016-05-03 International Business Machines Corporation Load register on condition with zero or immediate instruction
JP5730812B2 (ja) * 2012-05-02 2015-06-10 日本電信電話株式会社 演算装置、その方法およびプログラム
US9953436B2 (en) 2012-06-26 2018-04-24 BTS Software Solutions, LLC Low delay low complexity lossless compression system
US9542839B2 (en) 2012-06-26 2017-01-10 BTS Software Solutions, LLC Low delay low complexity lossless compression system
US9218182B2 (en) * 2012-06-29 2015-12-22 Intel Corporation Systems, apparatuses, and methods for performing a shuffle and operation (shuffle-op)
US9207942B2 (en) * 2013-03-15 2015-12-08 Intel Corporation Systems, apparatuses,and methods for zeroing of bits in a data element
US9405539B2 (en) * 2013-07-31 2016-08-02 Intel Corporation Providing vector sub-byte decompression functionality
US10001993B2 (en) 2013-08-08 2018-06-19 Linear Algebra Technologies Limited Variable-length instruction buffer management
KR102122406B1 (ko) 2013-11-06 2020-06-12 삼성전자주식회사 셔플 명령어 처리 장치 및 방법
US9880845B2 (en) * 2013-11-15 2018-01-30 Qualcomm Incorporated Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods
DE112013007703T5 (de) * 2013-12-23 2016-09-29 Intel Corporation Befehl und Logik zum Kennzeichnen von Befehlen zur Rückordnung in einem mehrsträngigen Out-of-order-Prozessor
US9274835B2 (en) 2014-01-06 2016-03-01 International Business Machines Corporation Data shuffling in a non-uniform memory access device
US9256534B2 (en) 2014-01-06 2016-02-09 International Business Machines Corporation Data shuffling in a non-uniform memory access device
CN106030514B (zh) * 2014-03-28 2022-09-13 英特尔公司 用于执行采用传播的被屏蔽源元素存储指令的处理器及其方法
WO2016016726A2 (en) * 2014-07-30 2016-02-04 Linear Algebra Technologies Limited Vector processor
JP2017199045A (ja) * 2014-09-02 2017-11-02 パナソニックＩｐマネジメント株式会社 プロセッサ及びデータ並び替え方法
US10296334B2 (en) * 2014-12-27 2019-05-21 Intel Corporation Method and apparatus for performing a vector bit gather
US10296489B2 (en) * 2014-12-27 2019-05-21 Intel Corporation Method and apparatus for performing a vector bit shuffle
KR20160139823A (ko) 2015-05-28 2016-12-07 손규호 두 키 값과 바이트 중첩을 이용한 다중 자료형 데이터 패킹 또는 패킹 복원 방법
US10001995B2 (en) * 2015-06-02 2018-06-19 Intel Corporation Packed data alignment plus compute instructions, processors, methods, and systems
US10503502B2 (en) 2015-09-25 2019-12-10 Intel Corporation Data element rearrangement, processors, methods, systems, and instructions
US10620957B2 (en) 2015-10-22 2020-04-14 Texas Instruments Incorporated Method for forming constant extensions in the same execute packet in a VLIW processor
US20170177354A1 (en) * 2015-12-18 2017-06-22 Intel Corporation Instructions and Logic for Vector-Based Bit Manipulation
US20170177351A1 (en) * 2015-12-18 2017-06-22 Intel Corporation Instructions and Logic for Even and Odd Vector Get Operations
US20170177350A1 (en) * 2015-12-18 2017-06-22 Intel Corporation Instructions and Logic for Set-Multiple-Vector-Elements Operations
US10338920B2 (en) * 2015-12-18 2019-07-02 Intel Corporation Instructions and logic for get-multiple-vector-elements operations
US10467006B2 (en) 2015-12-20 2019-11-05 Intel Corporation Permutating vector data scattered in a temporary destination into elements of a destination register based on a permutation factor
US10565207B2 (en) * 2016-04-12 2020-02-18 Hsilin Huang Method, system and program product for mask-based compression of a sparse matrix
US10169040B2 (en) * 2016-11-16 2019-01-01 Ceva D.S.P. Ltd. System and method for sample rate conversion
CN106775587B (zh) 2016-11-30 2020-04-14 上海兆芯集成电路有限公司 计算机指令的执行方法以及使用此方法的装置
US11194630B2 (en) 2017-05-30 2021-12-07 Microsoft Technology Licensing, Llc Grouped shuffling of partition vertices
US10891274B2 (en) 2017-12-21 2021-01-12 International Business Machines Corporation Data shuffling with hierarchical tuple spaces
US10956125B2 (en) 2017-12-21 2021-03-23 International Business Machines Corporation Data shuffling with hierarchical tuple spaces
CN109783054B (zh) * 2018-12-20 2021-03-09 中国科学院计算技术研究所 一种rsfq fft处理器的蝶形运算处理方法及系统
US11200239B2 (en) 2020-04-24 2021-12-14 International Business Machines Corporation Processing multiple data sets to generate a merged location-based data set
US12112167B2 (en) 2020-06-27 2024-10-08 Intel Corporation Matrix data scatter and gather between rows and irregularly spaced memory locations
KR102381644B1 (ko) * 2020-11-27 2022-04-01 한국전자기술연구원 고속 이차원 FFT 신호처리를 위한 데이터 정렬 방법 및 이를 적용한 SoC
US20220197974A1 (en) * 2020-12-22 2022-06-23 Intel Corporation Processors, methods, systems, and instructions to select and store data elements from two source two-dimensional arrays indicated by permute control elements in a result two-dimensional array
CN115061731B (zh) * 2022-06-23 2023-05-23 摩尔线程智能科技(北京)有限责任公司 混洗电路和方法、以及芯片和集成电路装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020002666A1 (en) * 1998-10-12 2002-01-03 Carole Dulong Conditional operand selection using mask operations
US20030046559A1 (en) * 2001-08-31 2003-03-06 Macy William W. Apparatus and method for a data storage device with a plurality of randomly located data
US20030084082A1 (en) * 2001-10-29 2003-05-01 Eric Debes Apparatus and method for efficient filtering and convolution of content data
US20040054878A1 (en) * 2001-10-29 2004-03-18 Debes Eric L. Method and apparatus for rearranging data between multiple registers
US6816961B2 (en) * 2000-03-08 2004-11-09 Sun Microsystems, Inc. Processing architecture having field swapping capability
US20050188182A1 (en) * 1999-12-30 2005-08-25 Texas Instruments Incorporated Microprocessor having a set of byte intermingling instructions

Family Cites Families (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3711692A (en) 1971-03-15 1973-01-16 Goodyear Aerospace Corp Determination of number of ones in a data field by addition
US3723715A (en) 1971-08-25 1973-03-27 Ibm Fast modulo threshold operator binary adder for multi-number additions
US4139899A (en) 1976-10-18 1979-02-13 Burroughs Corporation Shift network having a mask generator and a rotator
US4161784A (en) 1978-01-05 1979-07-17 Honeywell Information Systems, Inc. Microprogrammable floating point arithmetic unit capable of performing arithmetic operations on long and short operands
US4418383A (en) 1980-06-30 1983-11-29 International Business Machines Corporation Data flow component for processor and microprocessor systems
US4393468A (en) 1981-03-26 1983-07-12 Advanced Micro Devices, Inc. Bit slice microprogrammable processor for signal processing applications
JPS57209570A (en) 1981-06-19 1982-12-22 Fujitsu Ltd Vector processing device
US4498177A (en) 1982-08-30 1985-02-05 Sperry Corporation M Out of N code checker circuit
US4569016A (en) 1983-06-30 1986-02-04 International Business Machines Corporation Mechanism for implementing one machine cycle executable mask and rotate instructions in a primitive instruction set computing system
US4707800A (en) 1985-03-04 1987-11-17 Raytheon Company Adder/substractor for variable length numbers
JPS6297060A (ja) 1985-10-23 1987-05-06 Mitsubishi Electric Corp デイジタルシグナルプロセツサ
US4989168A (en) 1987-11-30 1991-01-29 Fujitsu Limited Multiplying unit in a computer system, capable of population counting
US5019968A (en) 1988-03-29 1991-05-28 Yulan Wang Three-dimensional vector processor
DE68925666T2 (de) 1988-10-07 1996-09-26 Ibm Prozessoren für wortorganisierte Daten
US4903228A (en) 1988-11-09 1990-02-20 International Business Machines Corporation Single cycle merge/logic unit
KR920007505B1 (ko) 1989-02-02 1992-09-04 정호선 신경회로망을 이용한 곱셈기
US5081698A (en) 1989-02-14 1992-01-14 Intel Corporation Method and apparatus for graphics display data manipulation
US5497497A (en) 1989-11-03 1996-03-05 Compaq Computer Corp. Method and apparatus for resetting multiple processors using a common ROM
US5168571A (en) 1990-01-24 1992-12-01 International Business Machines Corporation System for aligning bytes of variable multi-bytes length operand based on alu byte length and a number of unprocessed byte data
FR2666472B1 (fr) 1990-08-31 1992-10-16 Alcatel Nv Systeme de memorisation temporaire d'information comprenant une memoire tampon enregistrant des donnees en blocs de donnees de longueur fixe ou variable.
US5268995A (en) 1990-11-21 1993-12-07 Motorola, Inc. Method for executing graphics Z-compare and pixel merge instructions in a data processor
US5680161A (en) 1991-04-03 1997-10-21 Radius Inc. Method and apparatus for high speed graphics data compression
US5187679A (en) 1991-06-05 1993-02-16 International Business Machines Corporation Generalized 7/3 counters
US5321810A (en) 1991-08-21 1994-06-14 Digital Equipment Corporation Address method for computer graphics system
US5423010A (en) 1992-01-24 1995-06-06 C-Cube Microsystems Structure and method for packing and unpacking a stream of N-bit data to and from a stream of N-bit data words
JP2642039B2 (ja) 1992-05-22 1997-08-20 インターナショナル・ビジネス・マシーンズ・コーポレイション アレイ・プロセッサ
US5426783A (en) 1992-11-02 1995-06-20 Amdahl Corporation System for processing eight bytes or less by the move, pack and unpack instruction of the ESA/390 instruction set
US5408670A (en) 1992-12-18 1995-04-18 Xerox Corporation Performing arithmetic in parallel on composite operands with packed multi-bit components
US5465374A (en) 1993-01-12 1995-11-07 International Business Machines Corporation Processor for processing data string by byte-by-byte
US5568415A (en) 1993-02-19 1996-10-22 Digital Equipment Corporation Content addressable memory having a pair of memory cells storing don't care states for address translation
US5524256A (en) 1993-05-07 1996-06-04 Apple Computer, Inc. Method and system for reordering bytes in a data stream
JPH0721034A (ja) 1993-06-28 1995-01-24 Fujitsu Ltd 文字列複写処理方法
US5625374A (en) * 1993-09-07 1997-04-29 Apple Computer, Inc. Method for parallel interpolation of images
US5390135A (en) 1993-11-29 1995-02-14 Hewlett-Packard Parallel shift and add circuit and method
US5487159A (en) 1993-12-23 1996-01-23 Unisys Corporation System for processing shift, mask, and merge operations in one instruction
US5399135A (en) 1993-12-29 1995-03-21 Azzouni; Paul Forearm workout bar
US5781457A (en) 1994-03-08 1998-07-14 Exponential Technology, Inc. Merge/mask, rotate/shift, and boolean operations from two instruction sets executed in a vectored mux on a dual-ALU
US5594437A (en) 1994-08-01 1997-01-14 Motorola, Inc. Circuit and method of unpacking a serial bitstream
US5579253A (en) 1994-09-02 1996-11-26 Lee; Ruby B. Computer multiply instruction with a subresult selection option
US6275834B1 (en) 1994-12-01 2001-08-14 Intel Corporation Apparatus for performing packed shift operations
US5819101A (en) 1994-12-02 1998-10-06 Intel Corporation Method for packing a plurality of packed data elements in response to a pack instruction
US5636352A (en) 1994-12-16 1997-06-03 International Business Machines Corporation Method and apparatus for utilizing condensed instructions
TW388982B (en) 1995-03-31 2000-05-01 Samsung Electronics Co Ltd Memory controller which executes read and write commands out of order
GB9509989D0 (en) 1995-05-17 1995-07-12 Sgs Thomson Microelectronics Manipulation of data
US6381690B1 (en) 1995-08-01 2002-04-30 Hewlett-Packard Company Processor for performing subword permutations and combinations
CN1252587C (zh) 1995-08-31 2006-04-19 英特尔公司 移位分组数据的方法、装置和处理数字音频信号的系统
US5819117A (en) 1995-10-10 1998-10-06 Microunity Systems Engineering, Inc. Method and system for facilitating byte ordering interfacing of a computer system
US5838984A (en) 1996-08-19 1998-11-17 Samsung Electronics Co., Ltd. Single-instruction-multiple-data processing using multiple banks of vector registers
US5909572A (en) 1996-12-02 1999-06-01 Compaq Computer Corp. System and method for conditionally moving an operand from a source register to a destination register
US6061521A (en) * 1996-12-02 2000-05-09 Compaq Computer Corp. Computer having multimedia operations executable as two distinct sets of operations within a single instruction cycle
DE19654846A1 (de) 1996-12-27 1998-07-09 Pact Inf Tech Gmbh Verfahren zum selbständigen dynamischen Umladen von Datenflußprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o. dgl.)
US5933650A (en) 1997-10-09 1999-08-03 Mips Technologies, Inc. Alignment and ordering of vector elements for single instruction multiple data processing
US6223277B1 (en) 1997-11-21 2001-04-24 Texas Instruments Incorporated Data processing circuit with packed data structure capability
US6211892B1 (en) 1998-03-31 2001-04-03 Intel Corporation System and method for performing an intra-add operation
US6307553B1 (en) 1998-03-31 2001-10-23 Mohammad Abdallah System and method for performing a MOVHPS-MOVLPS instruction
US6122725A (en) * 1998-03-31 2000-09-19 Intel Corporation Executing partial-width packed data instructions
US6192467B1 (en) 1998-03-31 2001-02-20 Intel Corporation Executing partial-width packed data instructions
US6041404A (en) 1998-03-31 2000-03-21 Intel Corporation Dual function system and method for shuffling packed data elements
US6288723B1 (en) 1998-04-01 2001-09-11 Intel Corporation Method and apparatus for converting data format to a graphics card
US6115812A (en) 1998-04-01 2000-09-05 Intel Corporation Method and apparatus for efficient vertical SIMD computations
US5996057A (en) * 1998-04-17 1999-11-30 Apple Data processing system and method of permutation with replication within a vector register file
US6098087A (en) 1998-04-23 2000-08-01 Infineon Technologies North America Corp. Method and apparatus for performing shift operations on packed data
US6263426B1 (en) 1998-04-30 2001-07-17 Intel Corporation Conversion from packed floating point data to packed 8-bit integer data in different architectural registers
JP3869947B2 (ja) * 1998-08-04 2007-01-17 株式会社日立製作所 並列処理プロセッサ、および、並列処理方法
US6405300B1 (en) * 1999-03-22 2002-06-11 Sun Microsystems, Inc. Combining results of selectively executed remaining sub-instructions with that of emulated sub-instruction causing exception in VLIW processor
US6484255B1 (en) 1999-09-20 2002-11-19 Intel Corporation Selective writing of data elements from packed data based upon a mask using predication
US6446198B1 (en) 1999-09-30 2002-09-03 Apple Computer, Inc. Vectorized table lookup
US6546480B1 (en) 1999-10-01 2003-04-08 Hitachi, Ltd. Instructions for arithmetic operations on vectored data
US6745319B1 (en) 2000-02-18 2004-06-01 Texas Instruments Incorporated Microprocessor with instructions for shuffling and dealing data
AU2001239077A1 (en) 2000-03-15 2001-09-24 Digital Accelerator Corporation Coding of digital video with high motion content
US7155601B2 (en) 2001-02-14 2006-12-26 Intel Corporation Multi-element operand sub-portion shuffle instruction execution
KR100446235B1 (ko) 2001-05-07 2004-08-30 엘지전자 주식회사 다중 후보를 이용한 움직임 벡터 병합 탐색 방법
US7685212B2 (en) 2001-10-29 2010-03-23 Intel Corporation Fast full search motion estimation with SIMD merge instruction
US20040054877A1 (en) 2001-10-29 2004-03-18 Macy William W. Method and apparatus for shuffling data
US7272622B2 (en) 2001-10-29 2007-09-18 Intel Corporation Method and apparatus for parallel shift right merge of data
US7739319B2 (en) 2001-10-29 2010-06-15 Intel Corporation Method and apparatus for parallel table lookup using SIMD instructions
US7343389B2 (en) * 2002-05-02 2008-03-11 Intel Corporation Apparatus and method for SIMD modular multiplication
US6914938B2 (en) 2002-06-18 2005-07-05 Motorola, Inc. Interlaced video motion estimation

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020002666A1 (en) * 1998-10-12 2002-01-03 Carole Dulong Conditional operand selection using mask operations
US20050188182A1 (en) * 1999-12-30 2005-08-25 Texas Instruments Incorporated Microprocessor having a set of byte intermingling instructions
US6816961B2 (en) * 2000-03-08 2004-11-09 Sun Microsystems, Inc. Processing architecture having field swapping capability
US20030046559A1 (en) * 2001-08-31 2003-03-06 Macy William W. Apparatus and method for a data storage device with a plurality of randomly located data
US20030084082A1 (en) * 2001-10-29 2003-05-01 Eric Debes Apparatus and method for efficient filtering and convolution of content data
US20040054878A1 (en) * 2001-10-29 2004-03-18 Debes Eric L. Method and apparatus for rearranging data between multiple registers

Cited By (177)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7739319B2 (en) * 2001-10-29 2010-06-15 Intel Corporation Method and apparatus for parallel table lookup using SIMD instructions
US9229718B2 (en) 2001-10-29 2016-01-05 Intel Corporation Method and apparatus for shuffling data
US8214626B2 (en) 2001-10-29 2012-07-03 Intel Corporation Method and apparatus for shuffling data
US20110029759A1 (en) * 2001-10-29 2011-02-03 Macy Jr William W Method and apparatus for shuffling data
US8225075B2 (en) 2001-10-29 2012-07-17 Intel Corporation Method and apparatus for shuffling data
US9477472B2 (en) 2001-10-29 2016-10-25 Intel Corporation Method and apparatus for shuffling data
US9229719B2 (en) 2001-10-29 2016-01-05 Intel Corporation Method and apparatus for shuffling data
US8688959B2 (en) 2001-10-29 2014-04-01 Intel Corporation Method and apparatus for shuffling data
US20040054879A1 (en) * 2001-10-29 2004-03-18 Macy William W. Method and apparatus for parallel table lookup using SIMD instructions
US20050188216A1 (en) * 2003-04-18 2005-08-25 Via Technologies, Inc. Apparatus and method for employing cyrptographic functions to generate a message digest
US7925891B2 (en) * 2003-04-18 2011-04-12 Via Technologies, Inc. Apparatus and method for employing cryptographic functions to generate a message digest
US20100071073A1 (en) * 2005-06-29 2010-03-18 Scott Janus Techniques for shuffling video information
US8510654B2 (en) 2005-06-29 2013-08-13 Intel Corporation Techniques for shuffling video information
US7647557B2 (en) * 2005-06-29 2010-01-12 Intel Corporation Techniques for shuffling video information
US20070006271A1 (en) * 2005-06-29 2007-01-04 Scott Janus Techniques for shuffling video information
US20070071106A1 (en) * 2005-09-28 2007-03-29 Arc International (Uk) Limited Systems and methods for performing deblocking in microprocessor-based video codec applications
US7971042B2 (en) 2005-09-28 2011-06-28 Synopsys, Inc. Microprocessor system and method for instruction-initiated recording and execution of instruction sequences in a dynamically decoupleable extended instruction pipeline
US8212823B2 (en) 2005-09-28 2012-07-03 Synopsys, Inc. Systems and methods for accelerating sub-pixel interpolation in video processing applications
US7747088B2 (en) * 2005-09-28 2010-06-29 Arc International (Uk) Limited System and methods for performing deblocking in microprocessor-based video codec applications
US20070070080A1 (en) * 2005-09-28 2007-03-29 Arc International (Uk) Limited Systems and methods for accelerating sub-pixel interpolation in video processing applications
US20070074012A1 (en) * 2005-09-28 2007-03-29 Arc International (Uk) Limited Systems and methods for recording instruction sequences in a microprocessor having a dynamically decoupleable extended instruction pipeline
US20070106883A1 (en) * 2005-11-07 2007-05-10 Choquette Jack H Efficient Streaming of Un-Aligned Load/Store Instructions that Save Unused Non-Aligned Data in a Scratch Register for the Next Instruction
JP2009529188A (ja) * 2006-03-06 2009-08-13 アナログ デバイシーズ インク 改良された置換可能なアドレス・プロセッサ及び方法
US20070226469A1 (en) * 2006-03-06 2007-09-27 James Wilson Permutable address processor and method
US9740489B2 (en) 2006-09-22 2017-08-22 Intel Corporation Instruction and logic for processing text strings
US9720692B2 (en) 2006-09-22 2017-08-01 Intel Corporation Instruction and logic for processing text strings
US9703564B2 (en) 2006-09-22 2017-07-11 Intel Corporation Instruction and logic for processing text strings
CN104657112A (zh) * 2006-09-22 2015-05-27 英特尔公司 用于处理文本串的指令和逻辑
US9632784B2 (en) 2006-09-22 2017-04-25 Intel Corporation Instruction and logic for processing text strings
US9772846B2 (en) 2006-09-22 2017-09-26 Intel Corporation Instruction and logic for processing text strings
US9740490B2 (en) 2006-09-22 2017-08-22 Intel Corporation Instruction and logic for processing text strings
US9804848B2 (en) 2006-09-22 2017-10-31 Intel Corporation Instruction and logic for processing text strings
US10261795B2 (en) 2006-09-22 2019-04-16 Intel Corporation Instruction and logic for processing text strings
US11029955B2 (en) 2006-09-22 2021-06-08 Intel Corporation Instruction and logic for processing text strings
US20080077772A1 (en) * 2006-09-22 2008-03-27 Ronen Zohar Method and apparatus for performing select operations
US9772847B2 (en) 2006-09-22 2017-09-26 Intel Corporation Instruction and logic for processing text strings
WO2008039354A1 (en) * 2006-09-22 2008-04-03 Intel Corporation Method and apparatus for performing select operations
US11537398B2 (en) 2006-09-22 2022-12-27 Intel Corporation Instruction and logic for processing text strings
US10929131B2 (en) 2006-09-22 2021-02-23 Intel Corporation Instruction and logic for processing text strings
US11023236B2 (en) 2006-09-22 2021-06-01 Intel Corporation Instruction and logic for processing text strings
US9645821B2 (en) 2006-09-22 2017-05-09 Intel Corporation Instruction and logic for processing text strings
US9298419B2 (en) 2006-09-27 2016-03-29 Sap Se Merging sorted data arrays based on vector minimum, maximum, and permute instructions
US8261043B2 (en) 2006-09-27 2012-09-04 Sap Ag SIMD merge-sort and duplicate removal operations for data arrays
US20080077768A1 (en) * 2006-09-27 2008-03-27 Hiroshi Inoue Merge Operations Based on SIMD Instructions
US7536532B2 (en) * 2006-09-27 2009-05-19 International Business Machines Corporation Merge operations of data arrays based on SIMD instructions
US20090222644A1 (en) * 2006-09-27 2009-09-03 International Business Machines Corporation Merge Operations of Data Arrays Based on SIMD Instructions
US20080282070A1 (en) * 2006-10-27 2008-11-13 Masato Uchiyama Simd arithmetic device capable of high-speed computing
US8051122B2 (en) * 2006-10-27 2011-11-01 Kabushiki Kaisha Toshiba SIMD arithmetic device capable of high-speed computing
US8700884B2 (en) * 2007-10-12 2014-04-15 Freescale Semiconductor, Inc. Single-instruction multiple-data vector permutation instruction and method for performing table lookups for in-range index values and determining constant values for out-of-range index values
US20090100247A1 (en) * 2007-10-12 2009-04-16 Moyer William C Simd permutations with extended range in a data processor
US20090100253A1 (en) * 2007-10-12 2009-04-16 Moyer William C Methods for performing extended table lookups
US7962718B2 (en) * 2007-10-12 2011-06-14 Freescale Semiconductor, Inc. Methods for performing extended table lookups using SIMD vector permutation instructions that support out-of-range index values
US10509652B2 (en) 2007-12-30 2019-12-17 Intel Corporation In-lane vector shuffle instructions
US10514916B2 (en) 2007-12-30 2019-12-24 Intel Corporation In-lane vector shuffle instructions
US10514917B2 (en) 2007-12-30 2019-12-24 Intel Corporation In-lane vector shuffle instructions
US10514918B2 (en) 2007-12-30 2019-12-24 Intel Corporation In-lane vector shuffle instructions
US20090172358A1 (en) * 2007-12-30 2009-07-02 Zeev Sperber In-lane vector shuffle instructions
US10831477B2 (en) 2007-12-30 2020-11-10 Intel Corporation In-lane vector shuffle instructions
US9672034B2 (en) 2007-12-30 2017-06-06 Intel Corporation Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a same set of per-lane control bits
US8914613B2 (en) 2007-12-30 2014-12-16 Intel Corporation Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a same set of per-lane control bits
US8078836B2 (en) 2007-12-30 2011-12-13 Intel Corporation Vector shuffle instructions operating on multiple lanes each having a plurality of data elements using a common set of per-lane control bits
GB2456775B (en) * 2008-01-22 2012-10-31 Advanced Risc Mach Ltd Apparatus and method for performing permutation operations on data
GB2456775A (en) * 2008-01-22 2009-07-29 Advanced Risc Mach Ltd Use of a bit mask to control the arrangement of data via a permutation circuit
US20090187746A1 (en) * 2008-01-22 2009-07-23 Arm Limited Apparatus and method for performing permutation operations on data
US8423752B2 (en) 2008-01-22 2013-04-16 Arm Limited Apparatus and method for performing permutation operations in which the ordering of one of a first group and a second group of data elements is preserved and the ordering of the other group of data elements is changed
US9678750B2 (en) 2008-03-28 2017-06-13 Intel Corporation Vector instructions to enable efficient synchronization and parallel reduction operations
US20090249026A1 (en) * 2008-03-28 2009-10-01 Mikhail Smelyanskiy Vector instructions to enable efficient synchronization and parallel reduction operations
US9513905B2 (en) * 2008-03-28 2016-12-06 Intel Corporation Vector instructions to enable efficient synchronization and parallel reduction operations
US8195921B2 (en) * 2008-07-09 2012-06-05 Oracle America, Inc. Method and apparatus for decoding multithreaded instructions of a microprocessor
US20100011190A1 (en) * 2008-07-09 2010-01-14 Sun Microsystems, Inc. Decoding multithreaded instructions
US11789823B2 (en) * 2010-06-14 2023-10-17 Veeam Software Ag Selective processing of file system objects for image level backups
US20220156155A1 (en) * 2010-06-14 2022-05-19 Veeam Software Ag Selective processing of file system objects for image level backups
US11068349B2 (en) * 2010-06-14 2021-07-20 Veeam Software Ag Selective processing of file system objects for image level backups
US20190332489A1 (en) * 2010-06-14 2019-10-31 Veeam Software Ag Selective Processing of File System Objects for Image Level Backups
US20140013088A1 (en) * 2011-03-30 2014-01-09 Freescale Semiconductor, Inc. Integrated circuit device and methods of performing bit manipulation therefor
US9639362B2 (en) * 2011-03-30 2017-05-02 Nxp Usa, Inc. Integrated circuit device and methods of performing bit manipulation therefor
US20150026439A1 (en) * 2011-12-22 2015-01-22 Elmoustapha Ould-Ahmed-Vall Apparatus and method for performing permute operations
US9513918B2 (en) * 2011-12-22 2016-12-06 Intel Corporation Apparatus and method for performing permute operations
WO2013095610A1 (en) * 2011-12-23 2013-06-27 Intel Corporation Apparatus and method for shuffling floating point or integer values
US9524168B2 (en) 2011-12-23 2016-12-20 Intel Corporation Apparatus and method for shuffling floating point or integer values
US20150026440A1 (en) * 2011-12-23 2015-01-22 Elmoustapha Ould-Ahmed-Vall Apparatus and method for performing a permute operation
US9495162B2 (en) * 2011-12-23 2016-11-15 Intel Corporation Apparatus and method for performing a permute operation
TWI483183B (zh) * 2011-12-23 2015-05-01 Intel Corp 混洗浮點或整數值的裝置與方法
US20130166273A1 (en) * 2011-12-26 2013-06-27 Fujitsu Limited Circuit emulation apparatus and circuit emulation method
US11362678B2 (en) 2011-12-30 2022-06-14 Streamscale, Inc. Accelerated erasure coding system and method
US11500723B2 (en) 2011-12-30 2022-11-15 Streamscale, Inc. Using parity data for concurrent data authentication, correction, compression, and encryption
US11736125B2 (en) 2011-12-30 2023-08-22 Streamscale, Inc. Accelerated erasure coding system and method
US9268683B1 (en) * 2012-05-14 2016-02-23 Kandou Labs, S.A. Storage method and apparatus for random access memory using codeword storage
WO2014031129A1 (en) * 2012-08-23 2014-02-27 Qualcomm Incorporated Systems and methods of data extraction in a vector processor
EP3051412A1 (en) * 2012-08-23 2016-08-03 QUALCOMM Incorporated Systems and methods of data extraction in a vector processor
EP3026549A3 (en) * 2012-08-23 2016-06-15 Qualcomm Incorporated Systems and methods of data extraction in a vector processor
US9342479B2 (en) 2012-08-23 2016-05-17 Qualcomm Incorporated Systems and methods of data extraction in a vector processor
US9703557B2 (en) 2013-01-23 2017-07-11 International Business Machines Corporation Vector galois field multiply sum and accumulate instruction
US9471311B2 (en) 2013-01-23 2016-10-18 International Business Machines Corporation Vector checksum instruction
US9733938B2 (en) 2013-01-23 2017-08-15 International Business Machines Corporation Vector checksum instruction
US9740483B2 (en) 2013-01-23 2017-08-22 International Business Machines Corporation Vector checksum instruction
US9727334B2 (en) 2013-01-23 2017-08-08 International Business Machines Corporation Vector exception code
US9715385B2 (en) 2013-01-23 2017-07-25 International Business Machines Corporation Vector exception code
US9778932B2 (en) * 2013-01-23 2017-10-03 International Business Machines Corporation Vector generate mask instruction
US10338918B2 (en) 2013-01-23 2019-07-02 International Business Machines Corporation Vector Galois Field Multiply Sum and Accumulate instruction
US9804840B2 (en) 2013-01-23 2017-10-31 International Business Machines Corporation Vector Galois Field Multiply Sum and Accumulate instruction
US9823924B2 (en) 2013-01-23 2017-11-21 International Business Machines Corporation Vector element rotate and insert under mask instruction
US10146534B2 (en) 2013-01-23 2018-12-04 International Business Machines Corporation Vector Galois field multiply sum and accumulate instruction
US20140208066A1 (en) * 2013-01-23 2014-07-24 International Business Machines Corporation Vector generate mask instruction
US9513906B2 (en) 2013-01-23 2016-12-06 International Business Machines Corporation Vector checksum instruction
US20150143075A1 (en) * 2013-01-23 2015-05-21 International Business Machines Corporation Vector generate mask instruction
US9436467B2 (en) 2013-01-23 2016-09-06 International Business Machines Corporation Vector floating point test data class immediate instruction
US10877753B2 (en) 2013-01-23 2020-12-29 International Business Machines Corporation Vector galois field multiply sum and accumulate instruction
US9471308B2 (en) 2013-01-23 2016-10-18 International Business Machines Corporation Vector floating point test data class immediate instruction
US10671389B2 (en) 2013-01-23 2020-06-02 International Business Machines Corporation Vector floating point test data class immediate instruction
US10606589B2 (en) 2013-01-23 2020-03-31 International Business Machines Corporation Vector checksum instruction
US10203956B2 (en) 2013-01-23 2019-02-12 International Business Machines Corporation Vector floating point test data class immediate instruction
US9740482B2 (en) * 2013-01-23 2017-08-22 International Business Machines Corporation Vector generate mask instruction
US10101998B2 (en) 2013-01-23 2018-10-16 International Business Machines Corporation Vector checksum instruction
US11768689B2 (en) 2013-08-08 2023-09-26 Movidius Limited Apparatus, systems, and methods for low power computational imaging
CN103501348A (zh) * 2013-10-16 2014-01-08 华仪风能有限公司 一种风力发电机组主控系统与监控系统的通讯方法及系统
US20150121019A1 (en) * 2013-10-25 2015-04-30 Arm Limited Data processing device and method for interleaved storage of data elements
US9582419B2 (en) * 2013-10-25 2017-02-28 Arm Limited Data processing device and method for interleaved storage of data elements
EP2889758A3 (en) * 2013-12-27 2016-10-19 Intel Corporation Functional unit for instruction execution pipeline capable of shifting different chunks of a packed data operand by different amounts
US10496411B2 (en) 2013-12-27 2019-12-03 Intel Corporation Functional unit for instruction execution pipeline capable of shifting different chunks of a packed data operand by different amounts
EP3123301A1 (en) * 2014-03-27 2017-02-01 Intel Corporation Processors, methods, systems, and instructions to store consecutive source elements to unmasked result elements with propagation to masked result elements
US11216861B2 (en) 2014-06-26 2022-01-04 Amason Technologies, Inc. Color based social networking recommendations
US20180232414A1 (en) * 2014-06-26 2018-08-16 Amazon Technologies, Inc. Fast color searching
US9424039B2 (en) * 2014-07-09 2016-08-23 Intel Corporation Instruction for implementing vector loops of iterations having an iteration dependent condition
US9921837B2 (en) 2014-07-09 2018-03-20 Intel Corporation Instruction for implementing iterations having an iteration dependent condition with a vector loop
US20160048379A1 (en) * 2014-08-13 2016-02-18 International Business Machines Corporation Compiler optimizations for vector instructions
US9619214B2 (en) * 2014-08-13 2017-04-11 International Business Machines Corporation Compiler optimizations for vector instructions
US9996326B2 (en) 2014-08-13 2018-06-12 International Business Machines Corporation Layered vector architecture compatibility for cross-system portability
US9959102B2 (en) 2014-08-13 2018-05-01 International Business Machines Corporation Layered vector architecture compatibility for cross-system portability
US20160048445A1 (en) * 2014-08-13 2016-02-18 International Business Machines Corporation Compiler optimizations for vector instructions
US9626168B2 (en) * 2014-08-13 2017-04-18 International Business Machines Corporation Compiler optimizations for vector instructions
US10489129B2 (en) 2014-08-13 2019-11-26 International Business Machines Corporation Layered vector architecture compatibility for cross-system portability
US10831819B2 (en) 2014-09-02 2020-11-10 Amazon Technologies, Inc. Hue-based color naming for an image
WO2016043908A1 (en) * 2014-09-19 2016-03-24 Intel Corporation Data element selection and consolidation processors, methods, systems, and instructions
US10133570B2 (en) 2014-09-19 2018-11-20 Intel Corporation Processors, methods, systems, and instructions to select and consolidate active data elements in a register under mask into a least significant portion of result, and to indicate a number of data elements consolidated
EP3001307B1 (en) * 2014-09-25 2019-11-13 Intel Corporation Bit shuffle processors, methods, systems, and instructions
US10713044B2 (en) 2014-09-25 2020-07-14 Intel Corporation Bit shuffle processors, methods, systems, and instructions
US10169014B2 (en) 2014-12-19 2019-01-01 International Business Machines Corporation Compiler method for generating instructions for vector operations in a multi-endian instruction set
CN105022609A (zh) * 2015-08-05 2015-11-04 浪潮(北京)电子信息产业有限公司 一种数据混洗方法和数据混洗单元
US10642586B2 (en) 2015-08-17 2020-05-05 International Business Machines Corporation Compiler optimizations for vector operations that are reformatting-resistant
US9886252B2 (en) 2015-08-17 2018-02-06 International Business Machines Corporation Compiler optimizations for vector operations that are reformatting-resistant
US9880821B2 (en) 2015-08-17 2018-01-30 International Business Machines Corporation Compiler optimizations for vector operations that are reformatting-resistant
US10169012B2 (en) 2015-08-17 2019-01-01 International Business Machines Corporation Compiler optimizations for vector operations that are reformatting-resistant
EP3391200A4 (en) * 2015-12-18 2019-07-31 Intel Corporation SYSTEMS, DEVICES AND PROCESSES FOR STEP-BY-STEP ACCESS
US10331830B1 (en) * 2016-06-13 2019-06-25 Apple Inc. Heterogeneous logic gate simulation using SIMD instructions
WO2018013219A1 (en) * 2016-07-13 2018-01-18 Qualcomm Incorporated Shuffler circuit for lane shuffle in simd architecture
US20180018299A1 (en) * 2016-07-13 2018-01-18 Qualcomm Incorporated Shuffler circuit for lane shuffle in simd architecture
US10592468B2 (en) 2016-07-13 2020-03-17 Qualcomm Incorporated Shuffler circuit for lane shuffle in SIMD architecture
KR102118836B1 (ko) 2016-07-13 2020-06-03 퀄컴 인코포레이티드 Simd 아키텍처에서 레인 셔플을 위한 셔플러 회로
CN109478175A (zh) * 2016-07-13 2019-03-15 高通股份有限公司 在simd架构中用于通道混洗的混洗器电路
KR20190028426A (ko) * 2016-07-13 2019-03-18 퀄컴 인코포레이티드 Simd 아키텍처에서 레인 셔플을 위한 셔플러 회로
US11977884B2 (en) 2016-12-13 2024-05-07 Arm Limited Replicate elements instruction
WO2018109428A1 (en) * 2016-12-13 2018-06-21 Arm Limited Replicate elements instruction
US11947962B2 (en) 2016-12-13 2024-04-02 Arm Limited Replicate partition instruction
EP3336691A1 (en) * 2016-12-13 2018-06-20 Arm Ltd Replicate elements instruction
CN110073330A (zh) * 2016-12-13 2019-07-30 Arm有限公司 复制元素指令
US10956537B2 (en) 2017-02-17 2021-03-23 Google Llc Permuting in a matrix-vector processor
US10592583B2 (en) 2017-02-17 2020-03-17 Google Llc Permuting in a matrix-vector processor
US11748443B2 (en) 2017-02-17 2023-09-05 Google Llc Permuting in a matrix-vector processor
US10614151B2 (en) 2017-02-17 2020-04-07 Google Llc Permuting in a matrix-vector processor
US10216705B2 (en) 2017-02-17 2019-02-26 Google Llc Permuting in a matrix-vector processor
US9959247B1 (en) 2017-02-17 2018-05-01 Google Llc Permuting in a matrix-vector processor
US11809362B2 (en) 2017-05-23 2023-11-07 Texas Instruments Incorporated Superimposing butterfly network controls for pattern combinations
US11221982B2 (en) * 2017-05-23 2022-01-11 Texas Instruments Incorporated Superimposing butterfly network controls for pattern combinations
US20190004814A1 (en) * 2017-06-29 2019-01-03 Advanced Micro Devices, Inc. Stream processor with decoupled crossbar for cross lane operations
US10970081B2 (en) * 2017-06-29 2021-04-06 Advanced Micro Devices, Inc. Stream processor with decoupled crossbar for cross lane operations
US20190034345A1 (en) * 2017-07-31 2019-01-31 EMC IP Holding Company, LLC Cache management system and method
US10747674B2 (en) * 2017-07-31 2020-08-18 EMC IP Holding Company LLC Cache management system and method
US10984500B1 (en) * 2017-10-17 2021-04-20 Xilinx, Inc. Inline image preprocessing for convolution operations using a matrix multiplier on an integrated circuit
US10460416B1 (en) * 2017-10-17 2019-10-29 Xilinx, Inc. Inline image preprocessing for convolution operations using a matrix multiplier on an integrated circuit
US11789734B2 (en) * 2018-08-30 2023-10-17 Advanced Micro Devices, Inc. Padded vectorization with compile time known masks
US20200073662A1 (en) * 2018-08-30 2020-03-05 Advanced Micro Devices, Inc. Padded vectorization with compile time known masks
US10620958B1 (en) 2018-12-03 2020-04-14 Advanced Micro Devices, Inc. Crossbar between clients and a cache
CN112650496A (zh) * 2019-10-09 2021-04-13 安徽寒武纪信息科技有限公司 混洗方法及计算装置
CN112631596A (zh) * 2019-10-09 2021-04-09 安徽寒武纪信息科技有限公司 混洗方法及计算装置
US20210319296A1 (en) * 2020-04-08 2021-10-14 AutoBrains Technologies Ltd. Convolutional neural network with building blocks
CN114297138A (zh) * 2021-12-10 2022-04-08 龙芯中科技术股份有限公司 向量混洗方法、处理器及电子设备

Also Published As

Publication number Publication date
KR20060040611A (ko) 2006-05-10
WO2005006183A3 (en) 2005-12-08
US20150154023A1 (en) 2015-06-04
JP2011138541A (ja) 2011-07-14
US9477472B2 (en) 2016-10-25
JP2007526536A (ja) 2007-09-13
US9229718B2 (en) 2016-01-05
CN101620525A (zh) 2010-01-06
US20170039066A1 (en) 2017-02-09
EP1639452A2 (en) 2006-03-29
KR100831472B1 (ko) 2008-05-22
JP5535965B2 (ja) 2014-07-02
EP1639452B1 (en) 2009-09-09
CN101620525B (zh) 2014-01-29
CN100492278C (zh) 2009-05-27
ATE442624T1 (de) 2009-09-15
JP2013229037A (ja) 2013-11-07
WO2005006183A2 (en) 2005-01-20
US20150121039A1 (en) 2015-04-30
CN1813241A (zh) 2006-08-02
DE602004023081D1 (de) 2009-10-22
TW200515279A (en) 2005-05-01
US20110029759A1 (en) 2011-02-03
US20120272047A1 (en) 2012-10-25
JP4607105B2 (ja) 2011-01-05
US8225075B2 (en) 2012-07-17
JP2010282649A (ja) 2010-12-16
TWI270007B (en) 2007-01-01
US8214626B2 (en) 2012-07-03
US8688959B2 (en) 2014-04-01
HK1083657A1 (en) 2006-07-07
JP5567181B2 (ja) 2014-08-06
US20130007416A1 (en) 2013-01-03
JP5490645B2 (ja) 2014-05-14
US20090265523A1 (en) 2009-10-22
US9229719B2 (en) 2016-01-05
US10152323B2 (en) 2018-12-11
RU2006102503A (ru) 2006-06-27
RU2316808C2 (ru) 2008-02-10

Similar Documents

Publication Publication Date Title
US10152323B2 (en) Method and apparatus for shuffling data
US7739319B2 (en) Method and apparatus for parallel table lookup using SIMD instructions
US7631025B2 (en) Method and apparatus for rearranging data between multiple registers
US11023236B2 (en) Instruction and logic for processing text strings
US8510363B2 (en) SIMD sign operation
US20170364476A1 (en) Instruction and logic for performing a dot-product operation
US9182988B2 (en) Bitstream buffer manipulation with a SIMD merge instruction

Legal Events

Date Code Title Description
AS Assignment

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MACY, WILLIAM W. JR.;DEBES, ERIC L.;ROUSSEL, PATRICE L.;AND OTHERS;REEL/FRAME:014086/0136

Effective date: 20031014

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION