US20040040856A1 - Method for making plastic packages - Google Patents
Method for making plastic packages Download PDFInfo
- Publication number
- US20040040856A1 US20040040856A1 US10/421,225 US42122503A US2004040856A1 US 20040040856 A1 US20040040856 A1 US 20040040856A1 US 42122503 A US42122503 A US 42122503A US 2004040856 A1 US2004040856 A1 US 2004040856A1
- Authority
- US
- United States
- Prior art keywords
- plating film
- plating
- film
- electroless
- connection pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/24—Reinforcing the conductive pattern
- H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D17/00—Constructional parts, or assemblies thereof, of cells for electrolytic coating
- C25D17/10—Electrodes, e.g. composition, counter electrode
- C25D17/12—Shape or form
-
- C—CHEMISTRY; METALLURGY
- C25—ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
- C25D—PROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
- C25D5/00—Electroplating characterised by the process; Pretreatment or after-treatment of workpieces
- C25D5/02—Electroplating of selected surface areas
- C25D5/022—Electroplating of selected surface areas using masking means
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/099—Coating over pads, e.g. solder resist partly over pads
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/05—Patterning and lithography; Masks; Details of resist
- H05K2203/0562—Details of resist
- H05K2203/0574—Stacked resist layers used for different processes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1152—Replicating the surface structure of a sacrificial layer, e.g. for roughening
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
- H05K3/18—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material
- H05K3/181—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern using precipitation techniques to apply the conductive material by electroless plating
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/381—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the substrate
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/42—Plated through-holes or plated via connections
- H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
- H05K3/426—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in substrates without metal
Definitions
- the present invention relates to a method for making plastic packages used to mount semiconductor elements. More specifically, the present invention relates to a method for making plastic packages including a circuit pattern formed by etching on one or both sides of a resin substrate, an external terminal connection pad, and a semiconductor element connection pad.
- plastic packages such as BGA (Ball Grid Array) packages, flip-chip packages, and the like are often being used due to considerations such as the greater number of terminals used for external connections, the ease of mounting semiconductor elements, the need to reduce costs, heat release properties, and the need to lower impedance.
- BGA Ball Grid Array
- plastic packages examples include: cavity-down type packages with a heat slug, in which a Cu foil is bonded on one or both surfaces of the substrate to form conductor surfaces, with the substrate being a single- or multi-layer, heat-resistant copper-clad resin substrate formed from a BT resin (resin having bismaleimide-triazine as its main component) or polyimide resin or the like; direct molding type packages; packages in which semiconductor elements are directly connected, and the like. Then, the plastic package is plated using electrolytic plating, thus making a plating tie bar unnecessary and improving electrical properties and facilitating higher circuit densities.
- FIGS. 6 (A)-(C) and FIGS. 7 (A),(B) a method for making a conventional plastic package 50 that does not require a plating tie bar will be described.
- a resin substrate 51 to which a Cu foil 52 is bonded is formed with a through-hole 53 that provides continuity between the front and back surfaces.
- An electroless Cu plating film is formed on the front and back surfaces and the wall of the through-hole 53 .
- an electrolytic Cu plating film continuous with this electroless Cu plating film is formed, resulting in a Cu plating film 54 .
- a dry film is applied to this Cu plating film 54 , a pattern mask is placed, and this is then exposed and developed to perform photolithography, resulting in a resist pattern 55 .
- electricity is passed through the Cu plating film 54 exposed from the openings in the plating resist pattern 55 in order to form an Ni and Au plating film 56 through electrolytic plating on the sections forming the semiconductor element connection pad 59 , the external terminal connection pad 58 , and the circuit pattern 57 , including the walls of the through-hole 53 .
- the plating resist pattern 55 formed from a dry film on the Cu plating film 54 is peeled away by swelling the dry film through the application of a stripping reagent.
- the Cu plating film 54 and the Cu foil 52 exposed from the Ni and Au plating film 56 is dissolved and removed through etching, with the Ni and Au plating film 56 serving as the etching resist pattern. This results in the circuit pattern 57 , the external terminal connection pad 58 , and the semiconductor element connection pad 59 .
- a solder resist film 60 formed with openings that expose the external terminal connection pad 58 and the semiconductor element connection pad 59 , is bonded to the surface of the resin substrate 51 .
- the circuit pattern 57 , the external terminal connection pad 58 , and the semiconductor element connection pad 59 are formed by using the Ni and Au plating film 56 as an etching resist pattern and dissolving and etching away the Cu plating film 54 and Cu foil 52 exposed from the etching resist pattern. Since the Cu plating film 54 and the Cu foil 52 are thick, the etching takes time, leading to undercutting of the lower sections of the Ni and Au plating film 56 . This results in reduced reliability.
- the object of the present invention is to overcome these problems and to provide a method for making plastic packages that uses electrolytic plating while not requiring a plating tie bar, that provides improved bonding strength with a solder resist film, that minimizes undercutting during etching, and that improves circuit density, reliability, and yield.
- the present invention provides a method for making plastic packages wherein a resin substrate to which a Cu foil is bonded on one and/or both sides is used and on the one and/or both sides is disposed a circuit pattern, an external terminal connection pad, and a semiconductor element connection pad.
- the method for making plastic packages of the present invention comprises: etching away the Cu foil formed on a side of the resin substrate and then forming an electroless Cu plating film on the surface of the resin substrate on which the Cu foil is formed; forming a first plating resist pattern on a surface of the electroless Cu plating film and passing electricity through the electroless Cu plating film and forming an electrolytic Cu plating film on a surface of the electroless Cu plating film not covered by the first plating resist pattern; forming a second plating resist pattern on a surface of the electrolytic Cu plating film to serve as the circuit pattern, passing electricity through the electroless Cu plating film, and using electrolytic plating to form on a surface of the electrolytic Cu plating film not covered by the second plating resist pattern, the external terminal connection pad, and the semiconductor element connection pad upon which an Ni and Au plating film is disposed; removing the first and the second resist patterns and etching away the electroless Cu plating film not covered by the Ni and Au plating film or the electrolytic Cu plating film; and
- the surface of the resin substrate has an appropriate surface roughness after the Cu foil has been removed.
- the electroless Cu plating film is formed with a high bonding strength.
- the electroless Cu plating film is formed thin so that it can be easily etched without the forming of overhangs as a result of undercutting. This allows high-density, fine pattern circuits to be easily formed with good yields.
- the solder resist film is not bonded on the Ni and Au plating film. This allows the solder resist film to be firmly bonded to the resin substrate and the circuit pattern, which is formed from the Cu plating film having an appropriate surface roughness.
- solder resist film on the circuit pattern and also to form the solder resist film on the periphery of the external terminal connection pad.
- the bonding area can be restricted when a solder ball is bonded to the external terminal connection pad.
- the external terminal connection pad can be prevented from peeling away from the resin substrate even if thermal stress is generated when a solder ball is being connected.
- solder resist film on the circuit pattern and also to form the solder resist film on the periphery of the external terminal connection pad and the semiconductor element connection pad.
- This allows the bonding area to be restricted, e.g., when a semiconductor element is to be connected using the flip-chip method to the semiconductor element connection pad.
- the bonding area can be restricted when a solder ball is connected to the external terminal connection pad.
- the external terminal connection pad can be prevented from peeling away from the resin substrate even if thermal stress is generated when a solder ball is being connected.
- FIGS. 1 (A)-(C) are cross-section drawings showing steps of a method for making plastic packages according to an embodiment of the present invention
- FIGS. 2 (A),(B) are cross-section drawings showing steps of a method for making plastic packages according to an embodiment of the present invention
- FIGS. 3 (A),(B) are cross-section drawings showing steps of a method for making plastic packages according to an embodiment of the present invention
- FIGS. 4 (A)-(C) are cross-section drawings showing steps of a method for making plastic packages according to an embodiment of the present invention.
- FIGS. 5 (A),(B) are drawings showing a step of the method for making plastic packages according to an embodiment of the present invention.
- FIGS. 6 (A)-(C) are drawings showing steps of a conventional method for making plastic packages.
- FIGS. 7 (A),(B) are drawings showing steps of a conventional method for making plastic packages.
- FIGS. 1 (A)-(C) are cross-section drawings showing portions of the method for making plastic packages according to an embodiment of the present invention.
- FIGS. 2 (A),(B) are cross-section drawings showing portions of the same method for making plastic packages.
- FIGS. 3 (A),(B) are cross-section drawings showing portions of the same method for making plastic packages.
- FIGS. 4 (A)-(C) are cross-section drawings showing portions of the same method for making plastic packages.
- FIGS. 5 (A),(B) are drawings for the purpose of describing a portion of the same method for making plastic packages.
- a resin substrate 11 is formed, for example, from a single- or multi-layer resin base material having good heat resistance, dielectric characteristics, insulative characteristics, and processing characteristics, e.g., BT resin (resin having bismaleimide-triazine as its main component) or polyimide resin or the like.
- a Cu foil 12 is bonded on one or both sides of the base material. If a conductor pattern is to be formed on both sides of the resin substrate 11 , a drill machine, punching machine, or the like is used to form a plurality of through-holes 13 for allowing continuity between the top and bottom sides.
- the Cu foil 12 formed on the resin substrate 11 is etched, e.g., using an FeCl 3 solution.
- a catalyst such as palladium is applied to the entire top and bottom sides of the resin substrate 11 as well as the side walls of the through holes 13 .
- a caustic alkali bath with formalin as a reducing agent is used to form an electroless Cu plating film 14 having a thickness of approximately one-tenth that of the Cu foil 12 .
- the electroless Cu plating films 14 formed on the top side and bottom side of the resin substrate 11 are electrically connected by the electroless Cu plating film 14 formed on the through-holes 13 .
- a dry film having an acrylic resin as its main component is adhesed to the surface of the electroless Cu plating film 14 in order to photolithographically form a first plating resist pattern 15 on the surface of the electroless Cu plating film 14 .
- a pattern mask formed as an inverse pattern of the conductor pattern i.e., a circuit pattern 16 , external terminal connection pads 17 , and semiconductor element connection pads 18 , is applied to the dry film and exposed and developed, leaving behind a dry film in the shape of the inverse pattern. Curing is then performed to form the first plating resist pattern 15 .
- the resin substrate 11 is, e.g., immersed in a plating solution, e.g, a copper sulfate bath or a pyrophosphate bath, and electricity is passed through the electroless Cu plating film 14 .
- This electroplating operation forms the electrolytic Cu plating film 19 .
- a second plating resist pattern 20 is formed using photolithography on the surface of the electrolytic Cu plating film 19 and the surface of the first plating resist pattern 15 .
- a dry film having acrylic resin as its main component is applied.
- a pattern mask is applied so that the surface of the electrolytic Cu plating film 19 is covered for the circuit pattern 16 while the surface of the electrolytic Cu plating film 19 for the external terminal connection pads 17 and the semiconductor element connection pads 18 are exposed from the openings. This is then exposed and developed so that the dry film forms a pattern. Curing is then performed to form the second plating resist pattern 20 .
- an electrolytic Ni plating film can first be formed by immersing the resin substrate in a plating solution, e.g., a sulfamic acid bath, and electricity can be passed through the electroless Cu plating 14 . Then, electrolytic plating is performed to form an electrolytic Au plating film on the electrolytic Ni plating film.
- a plating solution e.g., a sulfamic acid bath
- the resin substrate 11 on which the electrolytic Ni plating film has been formed is immersed in a plating solution in a hard gold plating bath and electricity is passed through the electroless Cu plating film 14 .
- an Ni and Au plating film 21 is formed on the external terminal connection pads 17 and the semiconductor element connection pads 18 .
- the dry film used in the first and the second plating resist patterns 15 , 20 is, for example, an alkali-soluble type
- the dry film is made to swell and stripped from the resin substrate 11 by spraying the resin substrate 11 with an aqueous solution of 3% NaOH at a temperature of 50° C. or by immersing the resin substrate 11 in an aqueous NaOH solution.
- the resin substrate 11 is then washed and dried.
- the resin substrate 11 is formed with a circuit pattern 16 , in which the electrolytic Cu plating film 19 is formed on sections of the electroless Cu plating film 14 .
- the external terminal connection pads 17 and the semiconductor element connection pads 18 are formed from electrolytic Cu plating film 19 disposed on sections of the electroless Cu plating film 14 , with Ni and Au plating film 21 being formed on the electrolytic Cu plating film 19 .
- etching is performed to remove sections of the electroless Cu plating film 14 that are not covered by the electrolytic Cu plating film 19 forming the circuit pattern 16 and the Ni and Au plating film 21 forming the external terminal connection pad 17 and the semiconductor element connection pad 18 .
- the etching solution it would be preferable for the etching solution to be a type that etches only the electroless Cu plating film 14 without etching the electrolytic Cu plating film 19 and the Ni and Au plating film 21 .
- the electroless Cu plating film 14 is formed much thinner than the electrolytic Cu plating film 19 and the Ni and Au plating film 21 , it would also be possible to use a soft etchant such as a mixture of hydrogen peroxide and sulfuric acid or the like or sodium persulfate. With this etching operation, there is almost no etching that takes place of the surface of the Ni and Au plating film 21 , with slight etching of the surface of the electrolytic Cu plating film 19 . However, since these are thicker than the thickness of the electroless Cu plating film 14 , the pattern shape can be maintained.
- a soft etchant such as a mixture of hydrogen peroxide and sulfuric acid or the like or sodium persulfate.
- This etching operation results in the separately formed patterns of the circuit pattern 16 , formed from the electroless Cu plating film 14 and the electrolytic Cu plating film 19 , and the external terminal connection pads 17 and the semiconductor element connection pads 18 , formed from the electroless plating film 14 and the electrolytic Cu plating film 19 and the Ni and Au plating film 21 .
- a solder resist film 22 serves to cover the circuit pattern 16 while exposing the external terminal connection pads 17 and the semiconductor element connection pads 18 .
- a solder resist paste is used to screen-print the entire surface of the resin substrate 11 , and a pattern mask is mounted so that openings are formed at the external terminal connection pads 17 and the semiconductor element connection pads 18 .
- Photolithography is then performed to expose and develop the pattern. This results in the plastic package 10 formed with the solder resist film 22 , which covers the circuit pattern 16 with a high strength of adhesive bonding while forming openings at the external terminal connection pads 17 and the semiconductor element connection pads 18 .
- the plastic package 10 is a BGA of an advanced heat dissipation package formed by disposing the external terminal connection pads 17 and the semiconductor element connection pads 18 on one side of the resin substrate 11 and bonding a heat spreader plate formed from a Cu plate or the like on the opposite side. Then, after the solder resist film 22 is formed on the resin substrate 11 , an essentially central section of the resin substrate 11 is cut out. The heat spreader plate is then bonded to the resin substrate 11 so that a cavity for mounting a semiconductor element is formed.
- solder resist film 22 As shown in FIGS. 5 (A),(B), in the above method for making the plastic package 10 according to an embodiment of the present invention, in addition to forming the solder resist film 22 on the surface of the circuit pattern 16 , it would be preferable to also form the solder resist film 22 on the periphery of the external terminal connection pads 17 , which are formed from the electroless Cu plating film 14 , the electrolytic Cu plating film 19 , and the Ni and Au plating film 21 . As a result, the external terminal connection pad 17 is prevented from peeling away from the resin substrate 11 even if thermal stress is generated when a solder ball is bonded to the external terminal connection pad 17 . Also, since the bonding area for bonding a solder ball can be restricted, it is possible to provide control melting to a predetermined extent and essentially identical heights for solder balls, thus allowing reliable mounting to the board.
- solder resist film 22 in addition to forming the solder resist film 22 on the surface of the circuit pattern 16 , it would be preferable to also form the solder resist film 22 on the periphery of the external terminal connection pads 17 and the semiconductor element connection pads 18 , which are formed from the electroless Cu plating film 14 , the electrolytic Cu plating film 19 , and the Ni and Au plating film 21 .
- the bonding strength of the semiconductor element connection pads 18 to the resin substrate 11 can be increased.
- the positions of the bonding pads of the semiconductor element can be accurately aligned with the bonding positions.
- the electroless Cu plating film 14 serves as a plating tie bar. This allows the Ni and Au plating film 21 to be easily formed on the external terminal connection pads 17 and the semiconductor connection pads 18 without requiring a special plating tie bar. Also, the electroless Cu plating film 14 is much thinner than the Cu foil 12 or the electrolytic Cu plating film 19 , easing significantly the etching of the electroless Cu plating film 14 for pattern formation. Also, undercutting can be almost completely eliminated. This makes it easy to provide higher densities and pattern precision for the circuit pattern 16 , the external terminal connection pads 17 , and the semiconductor element connection pads 18 .
- plating tie bars are not needed, electrical reflections caused by a plating tie bar are eliminated, and electrical characteristics can be improved.
- the Ni and Au plating film 21 is formed from electrolytic plating, a high degree of adhesion strength is provided that is adequate for wire bonding, flip-chip bonding, and solder ball bonding. Furthermore, the Ni and Au plating film 21 is not present on the circuit pattern 16 , a high bonding strength with the solder resist film 22 can be provided.
- the amount of etching performed on the electrolytic Cu plating film 19 can be low, and the electroless Cu plating film 14 can be etched efficiently without dissolving the Au plating film. Also, these soft etchants can be easily handled and disposed.
- the method for making plastic packages according to the present invention comprises: etching away the Cu foil formed on a side of the resin substrate and then forming an electroless Cu plating film on the surface of the resin substrate on which the Cu foil is formed; forming a first plating resist pattern on a surface of the electroless Cu plating film and passing electricity through the electroless Cu plating film and forming an electrolytic Cu plating film on a surface of the electroless Cu plating film not covered by the first plating resist pattern; forming a second plating resist pattern on a surface of the electrolytic Cu plating film to serve as the circuit pattern, passing electricity through the electroless Cu plating film, and using electrolytic plating to form on a surface of the electrolytic Cu plating film not covered by the second plating resist pattern, the external terminal connection pad, and the semiconductor element connection pad upon which an Ni and Au plating film is disposed; removing the first and the second resist patterns and etching away the electroless Cu plating film not covered by the Ni and Au plating film or the electrolytic Cu plating
- the resin substrate surface has an appropriate surface roughness.
- the electroless Cu plating film can be formed thin with high bonding strength.
- the Ni and Au plating film and the electrolytic Cu plating film can be easily etched with an etching resist pattern, allowing removal without the formation of overhangs as a result of undercutting.
- a circuit with a high-density, fine pattern can be easily formed with a good yield.
- the solder resist film is not bonded on the Ni and Au plating film. This makes it possible to firmly bond the solder resist film to the resin substrate and the circuit pattern, which is formed from the Cu plating film having appropriate surface roughness.
- the solder resist film is formed on a surface of the circuit pattern and the solder resist film extends over the periphery of either the external terminal connection pad or the external terminal connection pad and the semiconductor element connection pad.
- the bonding area of the semiconductor element connection pad and the external terminal connection pad can be restricted, and semiconductor elements and solder balls can be accurately bonded.
- peeling away of the external connection pad from the resin substrate is prevented even if thermal stress is generated when a solder ball is being connected to the external terminal connection pad.
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Electrochemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
The method for making plastic packages of the present invention includes: forming an electroless Cu plating film on a resin substrate after removing a Cu foil; disposing a first plating resist pattern thereupon, passing electricity through the electroless Cu plating film, and disposing an electrolytic Cu plating film where the pattern is absent; disposing a second plating resist pattern to form a circuit pattern, and disposing a Ni and Au plating film; removing the plating resist pattern and etching away the Ni and Au plating film and the electroless Cu plating film not covered by the electrolytic Cu plating film; and disposing a solder resist film with openings to expose an external terminal connection pad and a semiconductor element connection pad. This method provides superior bonding properties with a solder resist, reduces undercutting during etching, allows use of high-density circuits, provides high reliability, and improves yield.
Description
- The present invention relates to a method for making plastic packages used to mount semiconductor elements. More specifically, the present invention relates to a method for making plastic packages including a circuit pattern formed by etching on one or both sides of a resin substrate, an external terminal connection pad, and a semiconductor element connection pad.
- With the performance improvements and greater compactness in semiconductor elements in recent years, plastic packages such as BGA (Ball Grid Array) packages, flip-chip packages, and the like are often being used due to considerations such as the greater number of terminals used for external connections, the ease of mounting semiconductor elements, the need to reduce costs, heat release properties, and the need to lower impedance. Examples of these plastic packages include: cavity-down type packages with a heat slug, in which a Cu foil is bonded on one or both surfaces of the substrate to form conductor surfaces, with the substrate being a single- or multi-layer, heat-resistant copper-clad resin substrate formed from a BT resin (resin having bismaleimide-triazine as its main component) or polyimide resin or the like; direct molding type packages; packages in which semiconductor elements are directly connected, and the like. Then, the plastic package is plated using electrolytic plating, thus making a plating tie bar unnecessary and improving electrical properties and facilitating higher circuit densities.
- Referring to FIGS.6(A)-(C) and FIGS. 7(A),(B), a method for making a conventional
plastic package 50 that does not require a plating tie bar will be described. As shown in FIG. 6(A), aresin substrate 51 to which aCu foil 52 is bonded is formed with a through-hole 53 that provides continuity between the front and back surfaces. An electroless Cu plating film is formed on the front and back surfaces and the wall of the through-hole 53. Then, an electrolytic Cu plating film continuous with this electroless Cu plating film is formed, resulting in aCu plating film 54. A dry film is applied to thisCu plating film 54, a pattern mask is placed, and this is then exposed and developed to perform photolithography, resulting in aresist pattern 55. Next, as shown in FIG. 6(B), electricity is passed through theCu plating film 54 exposed from the openings in theplating resist pattern 55 in order to form an Ni and Au plating film 56 through electrolytic plating on the sections forming the semiconductorelement connection pad 59, the externalterminal connection pad 58, and thecircuit pattern 57, including the walls of the through-hole 53. Next, as shown in FIG. 6(C), the platingresist pattern 55 formed from a dry film on theCu plating film 54 is peeled away by swelling the dry film through the application of a stripping reagent. - Next, as shown in FIG. 7(A), the
Cu plating film 54 and theCu foil 52 exposed from the Ni and Au plating film 56 is dissolved and removed through etching, with the Ni and Au plating film 56 serving as the etching resist pattern. This results in thecircuit pattern 57, the externalterminal connection pad 58, and the semiconductorelement connection pad 59. Next, as shown in FIG. 7(B), a solder resistfilm 60, formed with openings that expose the externalterminal connection pad 58 and the semiconductorelement connection pad 59, is bonded to the surface of theresin substrate 51. - However, in the conventional method for making plastic packages described above, the following problems are left unsolved.
- (1) Because of low bonding strength on the bonding surface, the bonding between the solder resist
film 60 and thecircuit pattern 57 on which the Ni and Au plating film 56 is formed tends to lead to delamination at the boundary between the Au plating surface and the solder resistfilm 60, thus lowering reliability. - (2) The
circuit pattern 57, the externalterminal connection pad 58, and the semiconductorelement connection pad 59 are formed by using the Ni and Au plating film 56 as an etching resist pattern and dissolving and etching away theCu plating film 54 andCu foil 52 exposed from the etching resist pattern. Since the Cu platingfilm 54 and theCu foil 52 are thick, the etching takes time, leading to undercutting of the lower sections of the Ni and Au plating film 56. This results in reduced reliability. - (3) As etching proceeds, projecting overhangs (when considered from a cross-section view) of the etching resist pattern of the Ni and Au plating film56 are formed. This obstructs the flow of etching solution between adjacent etching resist patterns, making fine patterns difficult.
- (4) If the Ni and Au plating film56 etching resist pattern forms an overhang, the bonding area between the Ni and Au plating film 56 and the Cu
plating film 54 and theCu foil 52 is reduced, allowing the Ni and Au plating film 56 to disengage from theCu plating film 54 and Cufoil 52. This leads to a reduction in yield for theplastic package 50. - The object of the present invention is to overcome these problems and to provide a method for making plastic packages that uses electrolytic plating while not requiring a plating tie bar, that provides improved bonding strength with a solder resist film, that minimizes undercutting during etching, and that improves circuit density, reliability, and yield.
- In order to achieve the object described above, the present invention provides a method for making plastic packages wherein a resin substrate to which a Cu foil is bonded on one and/or both sides is used and on the one and/or both sides is disposed a circuit pattern, an external terminal connection pad, and a semiconductor element connection pad. The method for making plastic packages of the present invention comprises: etching away the Cu foil formed on a side of the resin substrate and then forming an electroless Cu plating film on the surface of the resin substrate on which the Cu foil is formed; forming a first plating resist pattern on a surface of the electroless Cu plating film and passing electricity through the electroless Cu plating film and forming an electrolytic Cu plating film on a surface of the electroless Cu plating film not covered by the first plating resist pattern; forming a second plating resist pattern on a surface of the electrolytic Cu plating film to serve as the circuit pattern, passing electricity through the electroless Cu plating film, and using electrolytic plating to form on a surface of the electrolytic Cu plating film not covered by the second plating resist pattern, the external terminal connection pad, and the semiconductor element connection pad upon which an Ni and Au plating film is disposed; removing the first and the second resist patterns and etching away the electroless Cu plating film not covered by the Ni and Au plating film or the electrolytic Cu plating film; and forming a solder resist film covering the circuit pattern while exposing the external terminal connection pad and the semiconductor element connection pad. As a result, the surface of the resin substrate has an appropriate surface roughness after the Cu foil has been removed. This allows the electroless Cu plating film to be formed with a high bonding strength. Also, the electroless Cu plating film is formed thin so that it can be easily etched without the forming of overhangs as a result of undercutting. This allows high-density, fine pattern circuits to be easily formed with good yields. Furthermore, the solder resist film is not bonded on the Ni and Au plating film. This allows the solder resist film to be firmly bonded to the resin substrate and the circuit pattern, which is formed from the Cu plating film having an appropriate surface roughness.
- It would be preferable to form the solder resist film on the circuit pattern and also to form the solder resist film on the periphery of the external terminal connection pad. As a result, the bonding area can be restricted when a solder ball is bonded to the external terminal connection pad. Also, the external terminal connection pad can be prevented from peeling away from the resin substrate even if thermal stress is generated when a solder ball is being connected.
- It would also be preferable to form the solder resist film on the circuit pattern and also to form the solder resist film on the periphery of the external terminal connection pad and the semiconductor element connection pad. This allows the bonding area to be restricted, e.g., when a semiconductor element is to be connected using the flip-chip method to the semiconductor element connection pad. Also, the bonding area can be restricted when a solder ball is connected to the external terminal connection pad. Furthermore, the external terminal connection pad can be prevented from peeling away from the resin substrate even if thermal stress is generated when a solder ball is being connected.
- The above, and other objects, features and advantages of the present invention will become apparent from the following description read in conjunction with the accompanying drawings, in which like reference numerals designate the same elements.
- FIGS.1(A)-(C) are cross-section drawings showing steps of a method for making plastic packages according to an embodiment of the present invention;
- FIGS.2(A),(B) are cross-section drawings showing steps of a method for making plastic packages according to an embodiment of the present invention;
- FIGS.3(A),(B) are cross-section drawings showing steps of a method for making plastic packages according to an embodiment of the present invention;
- FIGS.4(A)-(C) are cross-section drawings showing steps of a method for making plastic packages according to an embodiment of the present invention;
- FIGS.5(A),(B) are drawings showing a step of the method for making plastic packages according to an embodiment of the present invention;
- FIGS.6(A)-(C) are drawings showing steps of a conventional method for making plastic packages; and
- FIGS.7(A),(B) are drawings showing steps of a conventional method for making plastic packages.
-
- Next, the embodiments of the present invention will be described with references to the drawings to contribute to an understanding of the present invention.
- FIGS.1(A)-(C) are cross-section drawings showing portions of the method for making plastic packages according to an embodiment of the present invention. FIGS. 2(A),(B) are cross-section drawings showing portions of the same method for making plastic packages. FIGS. 3(A),(B) are cross-section drawings showing portions of the same method for making plastic packages. FIGS. 4(A)-(C) are cross-section drawings showing portions of the same method for making plastic packages. FIGS. 5(A),(B) are drawings for the purpose of describing a portion of the same method for making plastic packages.
- A method for making a
plastic package 10 according to an embodiment of the present invention will be described, with references to FIG. 1 through FIG. 5. - Referring to FIG. 1(A), a resin substrate11 is formed, for example, from a single- or multi-layer resin base material having good heat resistance, dielectric characteristics, insulative characteristics, and processing characteristics, e.g., BT resin (resin having bismaleimide-triazine as its main component) or polyimide resin or the like. A Cu foil 12 is bonded on one or both sides of the base material. If a conductor pattern is to be formed on both sides of the resin substrate 11, a drill machine, punching machine, or the like is used to form a plurality of through-holes 13 for allowing continuity between the top and bottom sides.
- Next, as shown in FIG. 1(B), the Cu foil12 formed on the resin substrate 11 is etched, e.g., using an FeCl3 solution. Next, as shown in FIG. 1(C), a catalyst such as palladium is applied to the entire top and bottom sides of the resin substrate 11 as well as the side walls of the through holes 13. Then, a caustic alkali bath with formalin as a reducing agent is used to form an electroless
Cu plating film 14 having a thickness of approximately one-tenth that of the Cu foil 12. The electrolessCu plating films 14 formed on the top side and bottom side of the resin substrate 11 are electrically connected by the electrolessCu plating film 14 formed on the through-holes 13. - Next, as shown in FIG. 2(A), a dry film having an acrylic resin as its main component is adhesed to the surface of the electroless
Cu plating film 14 in order to photolithographically form a first plating resistpattern 15 on the surface of the electrolessCu plating film 14. A pattern mask formed as an inverse pattern of the conductor pattern, i.e., acircuit pattern 16, externalterminal connection pads 17, and semiconductor element connection pads 18, is applied to the dry film and exposed and developed, leaving behind a dry film in the shape of the inverse pattern. Curing is then performed to form the first plating resistpattern 15. - Next, as shown in FIG. 2(B), in order to form the electrolytic
Cu plating film 19 at the surface sections of the electrolessCu plating film 14 that are not covered by the first plating resistpattern 15 formed by the dry film, the resin substrate 11 is, e.g., immersed in a plating solution, e.g, a copper sulfate bath or a pyrophosphate bath, and electricity is passed through the electrolessCu plating film 14. This electroplating operation forms the electrolyticCu plating film 19. - Next, as shown in FIG. 3(A), a second plating resist
pattern 20 is formed using photolithography on the surface of the electrolyticCu plating film 19 and the surface of the first plating resistpattern 15. A dry film having acrylic resin as its main component is applied. Then, a pattern mask is applied so that the surface of the electrolyticCu plating film 19 is covered for thecircuit pattern 16 while the surface of the electrolyticCu plating film 19 for the externalterminal connection pads 17 and the semiconductor element connection pads 18 are exposed from the openings. This is then exposed and developed so that the dry film forms a pattern. Curing is then performed to form the second plating resistpattern 20. - Next, as shown in FIG. 3(B), the following operations are performed to form a Ni and Au plating film21 on the surface sections of the electrolytic
Cu plating film 19 for the externalterminal connection pads 17 and the semiconductor element connection pads 18, which are not covered by the second plating resistpattern 20. For example, an electrolytic Ni plating film can first be formed by immersing the resin substrate in a plating solution, e.g., a sulfamic acid bath, and electricity can be passed through the electroless Cu plating 14. Then, electrolytic plating is performed to form an electrolytic Au plating film on the electrolytic Ni plating film. For example, the resin substrate 11 on which the electrolytic Ni plating film has been formed is immersed in a plating solution in a hard gold plating bath and electricity is passed through the electrolessCu plating film 14. As a result, an Ni and Au plating film 21 is formed on the externalterminal connection pads 17 and the semiconductor element connection pads 18. - Next, as shown in FIG. 4(A), if the dry film used in the first and the second plating resist
patterns circuit pattern 16, in which the electrolyticCu plating film 19 is formed on sections of the electrolessCu plating film 14. The externalterminal connection pads 17 and the semiconductor element connection pads 18 are formed from electrolyticCu plating film 19 disposed on sections of the electrolessCu plating film 14, with Ni and Au plating film 21 being formed on the electrolyticCu plating film 19. - Next, as shown in FIG. 4(B), etching is performed to remove sections of the electroless
Cu plating film 14 that are not covered by the electrolyticCu plating film 19 forming thecircuit pattern 16 and the Ni and Au plating film 21 forming the externalterminal connection pad 17 and the semiconductor element connection pad 18. It would be preferable for the etching solution to be a type that etches only the electrolessCu plating film 14 without etching the electrolyticCu plating film 19 and the Ni and Au plating film 21. However, since the electrolessCu plating film 14 is formed much thinner than the electrolyticCu plating film 19 and the Ni and Au plating film 21, it would also be possible to use a soft etchant such as a mixture of hydrogen peroxide and sulfuric acid or the like or sodium persulfate. With this etching operation, there is almost no etching that takes place of the surface of the Ni and Au plating film 21, with slight etching of the surface of the electrolyticCu plating film 19. However, since these are thicker than the thickness of the electrolessCu plating film 14, the pattern shape can be maintained. This etching operation results in the separately formed patterns of thecircuit pattern 16, formed from the electrolessCu plating film 14 and the electrolyticCu plating film 19, and the externalterminal connection pads 17 and the semiconductor element connection pads 18, formed from theelectroless plating film 14 and the electrolyticCu plating film 19 and the Ni and Au plating film 21. - Next, as shown in FIG. 4(C), a solder resist
film 22 serves to cover thecircuit pattern 16 while exposing the externalterminal connection pads 17 and the semiconductor element connection pads 18. A solder resist paste is used to screen-print the entire surface of the resin substrate 11, and a pattern mask is mounted so that openings are formed at the externalterminal connection pads 17 and the semiconductor element connection pads 18. Photolithography is then performed to expose and develop the pattern. This results in theplastic package 10 formed with the solder resistfilm 22, which covers thecircuit pattern 16 with a high strength of adhesive bonding while forming openings at the externalterminal connection pads 17 and the semiconductor element connection pads 18. - If the
plastic package 10 is a BGA of an advanced heat dissipation package formed by disposing the externalterminal connection pads 17 and the semiconductor element connection pads 18 on one side of the resin substrate 11 and bonding a heat spreader plate formed from a Cu plate or the like on the opposite side. Then, after the solder resistfilm 22 is formed on the resin substrate 11, an essentially central section of the resin substrate 11 is cut out. The heat spreader plate is then bonded to the resin substrate 11 so that a cavity for mounting a semiconductor element is formed. - As shown in FIGS.5(A),(B), in the above method for making the
plastic package 10 according to an embodiment of the present invention, in addition to forming the solder resistfilm 22 on the surface of thecircuit pattern 16, it would be preferable to also form the solder resistfilm 22 on the periphery of the externalterminal connection pads 17, which are formed from the electrolessCu plating film 14, the electrolyticCu plating film 19, and the Ni and Au plating film 21. As a result, the externalterminal connection pad 17 is prevented from peeling away from the resin substrate 11 even if thermal stress is generated when a solder ball is bonded to the externalterminal connection pad 17. Also, since the bonding area for bonding a solder ball can be restricted, it is possible to provide control melting to a predetermined extent and essentially identical heights for solder balls, thus allowing reliable mounting to the board. - Also, in the above method for making the
plastic package 10 according to an embodiment of the present invention, in addition to forming the solder resistfilm 22 on the surface of thecircuit pattern 16, it would be preferable to also form the solder resistfilm 22 on the periphery of the externalterminal connection pads 17 and the semiconductor element connection pads 18, which are formed from the electrolessCu plating film 14, the electrolyticCu plating film 19, and the Ni and Au plating film 21. As in the case of the externalterminal connection pads 17, the bonding strength of the semiconductor element connection pads 18 to the resin substrate 11 can be increased. Also, if a semiconductor element is to be directly bonded to theplastic package 10 via the flip-chip method, the positions of the bonding pads of the semiconductor element can be accurately aligned with the bonding positions. - With the above method for making the
plastic package 10 according to an embodiment of the present invention, the electrolessCu plating film 14 serves as a plating tie bar. This allows the Ni and Au plating film 21 to be easily formed on the externalterminal connection pads 17 and the semiconductor connection pads 18 without requiring a special plating tie bar. Also, the electrolessCu plating film 14 is much thinner than the Cu foil 12 or the electrolyticCu plating film 19, easing significantly the etching of the electrolessCu plating film 14 for pattern formation. Also, undercutting can be almost completely eliminated. This makes it easy to provide higher densities and pattern precision for thecircuit pattern 16, the externalterminal connection pads 17, and the semiconductor element connection pads 18. Also, since plating tie bars are not needed, electrical reflections caused by a plating tie bar are eliminated, and electrical characteristics can be improved. Also, since the Ni and Au plating film 21 is formed from electrolytic plating, a high degree of adhesion strength is provided that is adequate for wire bonding, flip-chip bonding, and solder ball bonding. Furthermore, the Ni and Au plating film 21 is not present on thecircuit pattern 16, a high bonding strength with the solder resistfilm 22 can be provided. - Also, since a soft etchant having as its main component a mixture of hydrogen peroxide and sulfuric acid or sodium persulfate is used as the etching solution, the amount of etching performed on the electrolytic
Cu plating film 19 can be low, and the electrolessCu plating film 14 can be etched efficiently without dissolving the Au plating film. Also, these soft etchants can be easily handled and disposed. - The method for making plastic packages according to the present invention comprises: etching away the Cu foil formed on a side of the resin substrate and then forming an electroless Cu plating film on the surface of the resin substrate on which the Cu foil is formed; forming a first plating resist pattern on a surface of the electroless Cu plating film and passing electricity through the electroless Cu plating film and forming an electrolytic Cu plating film on a surface of the electroless Cu plating film not covered by the first plating resist pattern; forming a second plating resist pattern on a surface of the electrolytic Cu plating film to serve as the circuit pattern, passing electricity through the electroless Cu plating film, and using electrolytic plating to form on a surface of the electrolytic Cu plating film not covered by the second plating resist pattern, the external terminal connection pad, and the semiconductor element connection pad upon which an Ni and Au plating film is disposed; removing the first and the second resist patterns and etching away the electroless Cu plating film not covered by the Ni and Au plating film or the electrolytic Cu plating film; and forming a solder resist film covering the circuit pattern while exposing the external terminal connection pad and the semiconductor element connection pad. As a result, after the Cu foil is removed, the resin substrate surface has an appropriate surface roughness. The electroless Cu plating film can be formed thin with high bonding strength. The Ni and Au plating film and the electrolytic Cu plating film can be easily etched with an etching resist pattern, allowing removal without the formation of overhangs as a result of undercutting. Thus, a circuit with a high-density, fine pattern can be easily formed with a good yield. Also, the solder resist film is not bonded on the Ni and Au plating film. This makes it possible to firmly bond the solder resist film to the resin substrate and the circuit pattern, which is formed from the Cu plating film having appropriate surface roughness.
- In the method of making plastic packages according to an embodiment of the present invention, the solder resist film is formed on a surface of the circuit pattern and the solder resist film extends over the periphery of either the external terminal connection pad or the external terminal connection pad and the semiconductor element connection pad. As a result, the bonding area of the semiconductor element connection pad and the external terminal connection pad can be restricted, and semiconductor elements and solder balls can be accurately bonded. Also, peeling away of the external connection pad from the resin substrate is prevented even if thermal stress is generated when a solder ball is being connected to the external terminal connection pad.
- Having described preferred embodiments of the invention with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various changes and modifications may be effected therein by one skilled in the art without departing from the scope or spirit of the invention as defined in the appended claims.
Claims (3)
1. A method for making a plastic package comprising a resin substrate to which a Cu foil is bonded on at least one side and, on said at least one side of said resin substrate, there is disposed a circuit pattern, an external terminal connection pad, and a semiconductor element connection pad, the method comprising:
etching away said Cu foil formed on a side of said resin substrate and then forming an electroless Cu plating film on said side of said resin substrate on which said Cu foil was formed;
forming a first plating resist pattern on a surface of said electroless Cu plating film; passing electricity through said electroless Cu plating film to form an electrolytic Cu plating film on a surface of said electroless Cu plating film not covered by said first plating resist pattern;
forming a second plating resist pattern on a surface of said electrolytic Cu plating film to serve as said circuit pattern; passing electricity through said electroless Cu plating film; electrolytic plating, on a surface of said electrolytic Cu plating film not covered by said second plating resist pattern, said external terminal connection pad and said semiconductor element connection pad upon which an Ni and Au plating film is disposed;
removing said first and said second resist patterns; etching away said electroless Cu plating film not covered by said Ni and Au plating film or said electrolytic Cu plating film; and
forming a solder resist film covering said circuit pattern while exposing said external terminal connection pad and said semiconductor element connection pad.
2. A method of making a plastic package as described in claim 1 wherein said solder resist film is formed on a surface of said circuit pattern and said solder resist film extends over a periphery of said external terminal connection pad.
3. A method of making a plastic package as described in claim 1 wherein said solder resist film is formed on a surface of said circuit pattern and said solder resist film extends over the periphery of said external terminal connection pad and said semiconductor element connection pad.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002257233A JP2004095972A (en) | 2002-09-03 | 2002-09-03 | Manufacturing method for plastic package |
JPJP2002-257233 | 2002-09-03 |
Publications (1)
Publication Number | Publication Date |
---|---|
US20040040856A1 true US20040040856A1 (en) | 2004-03-04 |
Family
ID=31972984
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/421,225 Abandoned US20040040856A1 (en) | 2002-09-03 | 2003-04-23 | Method for making plastic packages |
Country Status (2)
Country | Link |
---|---|
US (1) | US20040040856A1 (en) |
JP (1) | JP2004095972A (en) |
Cited By (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005067355A2 (en) * | 2003-12-30 | 2005-07-21 | 3M Innovative Properties Company | Patterned circuits and method for making same |
US20050255634A1 (en) * | 2004-05-11 | 2005-11-17 | Gem Services, Inc. | Chemical-enhanced package singulation process |
US20060000718A1 (en) * | 2004-06-30 | 2006-01-05 | Kumamoto Takashi | Substrate plating methods and apparatus |
US20060016779A1 (en) * | 2004-07-23 | 2006-01-26 | Shinko Electric Industries Co., Ltd | Method of manufacturing a wiring board by utilizing electro plating |
US20060205119A1 (en) * | 2005-03-14 | 2006-09-14 | Advanced Semiconductor Engineering, Inc. | Method for manufacturing a semiconductor package with a laminated chip cavity |
US20080179733A1 (en) * | 2005-04-11 | 2008-07-31 | Marcos Karnezos | Semiconductor multi-package module including tape substrate land grid array package stacked over ball grid array package |
US20090260853A1 (en) * | 2008-04-08 | 2009-10-22 | Ibiden Co., Ltd. | Wiring substrate and method for manufacturing the same |
US8969173B2 (en) * | 2012-06-18 | 2015-03-03 | Taiyo Yuden Co., Ltd. | Method of fabricating electronic component |
US9699914B2 (en) * | 2014-10-20 | 2017-07-04 | Averatek Corporation | Patterning of electroless metals by selective deactivation of catalysts |
WO2021025695A1 (en) * | 2019-08-08 | 2021-02-11 | Hewlett-Packard Development Company, L.P. | Electronic device housings with patterned electrolytic plating layers |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4769022B2 (en) * | 2005-06-07 | 2011-09-07 | 京セラSlcテクノロジー株式会社 | Wiring board and manufacturing method thereof |
JP5069449B2 (en) * | 2006-11-14 | 2012-11-07 | 新光電気工業株式会社 | Wiring board and manufacturing method thereof |
KR101075677B1 (en) | 2009-06-11 | 2011-10-21 | 삼성전기주식회사 | LGA substrate and method for manufacturing the same |
KR20130075168A (en) * | 2011-12-27 | 2013-07-05 | 삼성전기주식회사 | A printed circuit board and a manufacturing method thereof |
KR20140143567A (en) * | 2013-06-07 | 2014-12-17 | 삼성전기주식회사 | Semiconductor package board and method for maunfacturing the same |
CN107447243B (en) * | 2017-06-19 | 2023-07-14 | 中南大学 | Device for metal micro-arc oxidation unidirectional surface modification |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5252195A (en) * | 1990-08-20 | 1993-10-12 | Mitsubishi Rayon Company Ltd. | Process for producing a printed wiring board |
US5733466A (en) * | 1996-02-06 | 1998-03-31 | International Business Machines Corporation | Electrolytic method of depositing gold connectors on a printed circuit board |
US5756377A (en) * | 1994-11-22 | 1998-05-26 | Sony Corporation | Lead frame and manufacturing method thereof |
US6162365A (en) * | 1998-03-04 | 2000-12-19 | International Business Machines Corporation | Pd etch mask for copper circuitization |
US6228466B1 (en) * | 1997-04-11 | 2001-05-08 | Ibiden Co. Ltd. | Printed wiring board and method for manufacturing the same |
US6249053B1 (en) * | 1998-02-16 | 2001-06-19 | Sumitomo Metal (Smi) Electronics Devices Inc. | Chip package and method for manufacturing the same |
US6372620B1 (en) * | 1998-02-20 | 2002-04-16 | Sony Corporation | Fabrication method of wiring substrate for mounting semiconductor element and semiconductor device |
US6495394B1 (en) * | 1999-02-16 | 2002-12-17 | Sumitomo Metal (Smi) Electronics Devices Inc. | Chip package and method for manufacturing the same |
-
2002
- 2002-09-03 JP JP2002257233A patent/JP2004095972A/en active Pending
-
2003
- 2003-04-23 US US10/421,225 patent/US20040040856A1/en not_active Abandoned
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5252195A (en) * | 1990-08-20 | 1993-10-12 | Mitsubishi Rayon Company Ltd. | Process for producing a printed wiring board |
US5756377A (en) * | 1994-11-22 | 1998-05-26 | Sony Corporation | Lead frame and manufacturing method thereof |
US5733466A (en) * | 1996-02-06 | 1998-03-31 | International Business Machines Corporation | Electrolytic method of depositing gold connectors on a printed circuit board |
US6228466B1 (en) * | 1997-04-11 | 2001-05-08 | Ibiden Co. Ltd. | Printed wiring board and method for manufacturing the same |
US6249053B1 (en) * | 1998-02-16 | 2001-06-19 | Sumitomo Metal (Smi) Electronics Devices Inc. | Chip package and method for manufacturing the same |
US6372620B1 (en) * | 1998-02-20 | 2002-04-16 | Sony Corporation | Fabrication method of wiring substrate for mounting semiconductor element and semiconductor device |
US6162365A (en) * | 1998-03-04 | 2000-12-19 | International Business Machines Corporation | Pd etch mask for copper circuitization |
US6495394B1 (en) * | 1999-02-16 | 2002-12-17 | Sumitomo Metal (Smi) Electronics Devices Inc. | Chip package and method for manufacturing the same |
Cited By (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2005067355A3 (en) * | 2003-12-30 | 2006-04-20 | 3M Innovative Properties Co | Patterned circuits and method for making same |
US20090008133A1 (en) * | 2003-12-30 | 2009-01-08 | Bullard Jeffrey W | Patterned Circuits and Method for Making Same |
WO2005067355A2 (en) * | 2003-12-30 | 2005-07-21 | 3M Innovative Properties Company | Patterned circuits and method for making same |
WO2005112102A3 (en) * | 2004-05-11 | 2007-12-06 | Gem Services Inc | Chemical-enhanced package singulation process |
US20050255634A1 (en) * | 2004-05-11 | 2005-11-17 | Gem Services, Inc. | Chemical-enhanced package singulation process |
WO2005112102A2 (en) * | 2004-05-11 | 2005-11-24 | Gem Services, Inc. | Chemical-enhanced package singulation process |
US7553700B2 (en) * | 2004-05-11 | 2009-06-30 | Gem Services, Inc. | Chemical-enhanced package singulation process |
US20060000718A1 (en) * | 2004-06-30 | 2006-01-05 | Kumamoto Takashi | Substrate plating methods and apparatus |
US20060016779A1 (en) * | 2004-07-23 | 2006-01-26 | Shinko Electric Industries Co., Ltd | Method of manufacturing a wiring board by utilizing electro plating |
US7347949B2 (en) * | 2004-07-23 | 2008-03-25 | Shinko Electric Industries, Co., Ltd. | Method of manufacturing a wiring board by utilizing electro plating |
US20080116079A1 (en) * | 2004-07-23 | 2008-05-22 | Shinko Electric Industries Co., Ltd. | Method of manufacturing a wiring board by utilizing electro plating |
EP1942711A1 (en) | 2004-07-23 | 2008-07-09 | Shinko Electric Industries Co., Ltd. | Method of manufacturing a wiring board including electroplating |
EP1951012A1 (en) * | 2004-07-23 | 2008-07-30 | Shinko Electric Industries Co., Ltd. | Method of manufacturing a wiring board including electroplating |
EP1619719A3 (en) * | 2004-07-23 | 2006-07-26 | Shinko Electric Co. Ltd. | Method of manufacturing a wiring board including electroplating |
US8043514B2 (en) | 2004-07-23 | 2011-10-25 | Shinko Electric Industries Co., Ltd. | Method of manufacturing a wiring board by utilizing electro plating |
US7344915B2 (en) * | 2005-03-14 | 2008-03-18 | Advanced Semiconductor Engineering, Inc. | Method for manufacturing a semiconductor package with a laminated chip cavity |
US20060205119A1 (en) * | 2005-03-14 | 2006-09-14 | Advanced Semiconductor Engineering, Inc. | Method for manufacturing a semiconductor package with a laminated chip cavity |
US20080179733A1 (en) * | 2005-04-11 | 2008-07-31 | Marcos Karnezos | Semiconductor multi-package module including tape substrate land grid array package stacked over ball grid array package |
US20090283890A1 (en) * | 2005-04-11 | 2009-11-19 | Marcos Karnezos | Semiconductor multi-package module including tape substrate land grid array package stacked over ball grid array package |
US8410596B2 (en) | 2005-04-11 | 2013-04-02 | Stats Chippac Ltd. | Semiconductor multi-package module including tape substrate land grid array package stacked over ball grid array package |
US8994162B2 (en) * | 2005-04-11 | 2015-03-31 | Stats Chippac Ltd. | Semiconductor multi-package module including tape substrate land grid array package stacked over ball grid array package |
US20090260853A1 (en) * | 2008-04-08 | 2009-10-22 | Ibiden Co., Ltd. | Wiring substrate and method for manufacturing the same |
US8110752B2 (en) * | 2008-04-08 | 2012-02-07 | Ibiden Co., Ltd. | Wiring substrate and method for manufacturing the same |
US8969173B2 (en) * | 2012-06-18 | 2015-03-03 | Taiyo Yuden Co., Ltd. | Method of fabricating electronic component |
US9699914B2 (en) * | 2014-10-20 | 2017-07-04 | Averatek Corporation | Patterning of electroless metals by selective deactivation of catalysts |
US20170354040A1 (en) * | 2014-10-20 | 2017-12-07 | Averatek Corporation | Patterning of electroless metals by selective deactivation of catalysts |
US10034386B2 (en) * | 2014-10-20 | 2018-07-24 | Averatek Corporation | Patterning of electroless metals by selective deactivation of catalysts |
WO2021025695A1 (en) * | 2019-08-08 | 2021-02-11 | Hewlett-Packard Development Company, L.P. | Electronic device housings with patterned electrolytic plating layers |
US20220167505A1 (en) * | 2019-08-08 | 2022-05-26 | Hewlett-Packard Development Company, L.P. | Electronic device housings with patterned electrolytic plating layers |
US11910538B2 (en) * | 2019-08-08 | 2024-02-20 | Hewlett-Packard Development Company, L.P. | Electronic device housings with patterned electrolytic plating layers |
Also Published As
Publication number | Publication date |
---|---|
JP2004095972A (en) | 2004-03-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20040040856A1 (en) | Method for making plastic packages | |
JP3895303B2 (en) | Method for manufacturing package substrate without using plated lead | |
US6620650B2 (en) | Chip package and method for manufacturing the same | |
US6249053B1 (en) | Chip package and method for manufacturing the same | |
US7226807B2 (en) | Method of production of circuit board utilizing electroplating | |
KR20040076164A (en) | A package substrate for electrolytic leadless plating, and its manufacturing method | |
KR20040051310A (en) | A package substrate for electrolytic leadless plating, and its manufacturing method | |
US20090095508A1 (en) | Printed circuit board and method for manufacturing the same | |
US6593224B1 (en) | Method of manufacturing a multilayer interconnect substrate | |
JP2000353760A (en) | Manufacture of semiconductor device mounting relay board | |
JP2004207745A (en) | Ball grid array substrate and its manufacturing method | |
US6800506B1 (en) | Method of making a bumped terminal in a laminated structure for a semiconductor chip assembly | |
JPH10223828A (en) | Lead frame member and manufacture thereof | |
JP2003224230A (en) | Plastic package and its producing method | |
KR101421714B1 (en) | Methods for processing integrated circuit packages formed using electroplating and apparatus made therefrom | |
KR20040076165A (en) | A package substrate for electrolytic leadless plating, and its manufacturing method | |
JP2001230507A (en) | Plastic package and its manufacturing method | |
JPH09116045A (en) | Resin-sealed semiconductor device of bga type using lead frame and its manufacture | |
JP3554763B2 (en) | Chip package and manufacturing method thereof | |
JP2001298117A (en) | Method for manufacturing plastic package | |
JP4549499B2 (en) | Manufacturing method of semiconductor chip mounting substrate, semiconductor chip mounting substrate and semiconductor device | |
JP2001237337A (en) | Plastic package and method of manufacturing the same | |
JP4390908B2 (en) | Wiring member manufacturing method | |
JP3402416B2 (en) | Manufacturing method of semiconductor package | |
KR20030072855A (en) | The method for plating bump pads of printed circuit board for flip chip BGA semiconductor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SUMITOMO METAL ELECTRONICS DEVICES INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAMANO, AKIHIRO;REEL/FRAME:014016/0605 Effective date: 20030416 |
|
AS | Assignment |
Owner name: SUMITOMO METAL (SMI) ELECTRONICS DEVICES INC., JAP Free format text: CHANGE OF NAME;ASSIGNOR:HAMANO, AKIHIRO;REEL/FRAME:014422/0063 Effective date: 20040219 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |