US20030214035A1 - Bump formed on semiconductor device chip and method for manufacturing the bump - Google Patents
Bump formed on semiconductor device chip and method for manufacturing the bump Download PDFInfo
- Publication number
- US20030214035A1 US20030214035A1 US10/426,155 US42615503A US2003214035A1 US 20030214035 A1 US20030214035 A1 US 20030214035A1 US 42615503 A US42615503 A US 42615503A US 2003214035 A1 US2003214035 A1 US 2003214035A1
- Authority
- US
- United States
- Prior art keywords
- layer
- bump
- metal
- insulating layer
- semiconductor chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 69
- 238000000034 method Methods 0.000 title claims description 40
- 238000004519 manufacturing process Methods 0.000 title claims description 15
- 229910052751 metal Inorganic materials 0.000 claims description 91
- 239000002184 metal Substances 0.000 claims description 91
- 238000012856 packing Methods 0.000 claims description 33
- 229920000642 polymer Polymers 0.000 claims description 16
- 239000010931 gold Substances 0.000 claims description 13
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 12
- 229910000990 Ni alloy Inorganic materials 0.000 claims description 7
- 238000005530 etching Methods 0.000 claims description 7
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 7
- 229910052737 gold Inorganic materials 0.000 claims description 7
- 239000002861 polymer material Substances 0.000 claims description 7
- 239000004593 Epoxy Substances 0.000 claims description 6
- 229910052759 nickel Inorganic materials 0.000 claims description 6
- 229920002120 photoresistant polymer Polymers 0.000 claims description 6
- 238000009713 electroplating Methods 0.000 claims description 5
- 239000000758 substrate Substances 0.000 claims description 5
- 229910000679 solder Inorganic materials 0.000 claims description 3
- 239000011521 glass Substances 0.000 claims description 2
- 230000003247 decreasing effect Effects 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 94
- 238000002161 passivation Methods 0.000 description 6
- 239000011295 pitch Substances 0.000 description 6
- 238000001312 dry etching Methods 0.000 description 3
- 239000002245 particle Substances 0.000 description 3
- 230000001678 irradiating effect Effects 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 239000004952 Polyamide Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 150000002736 metal compounds Chemical class 0.000 description 1
- 239000007769 metal material Substances 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920002647 polyamide Polymers 0.000 description 1
- 239000002952 polymeric resin Substances 0.000 description 1
- 239000002243 precursor Substances 0.000 description 1
- 239000011241 protective layer Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/60—Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05567—Disposition the external layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/061—Disposition
- H01L2224/0612—Layout
- H01L2224/0613—Square or rectangular array
- H01L2224/06134—Square or rectangular array covering only portions of the surface to be connected
- H01L2224/06135—Covering only the peripheral area of the surface to be connected, i.e. peripheral arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
- H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/10125—Reinforcing structures
- H01L2224/10126—Bump collar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/119—Methods of manufacturing bump connectors involving a specific sequence of method steps
- H01L2224/1191—Forming a passivation layer after forming the bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1301—Shape
- H01L2224/13016—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13075—Plural core members
- H01L2224/1308—Plural core members being stacked
- H01L2224/13082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13155—Nickel [Ni] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/819—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector with the bump connector not providing any mechanical bonding
- H01L2224/81901—Pressing the bump connector against the bonding areas by means of another connector
- H01L2224/81903—Pressing the bump connector against the bonding areas by means of another connector by means of a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
- H01L2224/83851—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
Definitions
- the present invention relates to a semiconductor device, and more particularly, to a bump of a semiconductor chip, a method for manufacturing the bump, and a package using the bump.
- PCB printed circuit board
- FIG. 11 is a cross-sectional view showing a conventional bump of a semiconductor chip
- FIG. 12 is a cross-sectional view of a semiconductor device mounted on a PCB with the COG method.
- the conventional semiconductor chip bump comprises bump metal layers 1220 and 1230 formed of a metal compound on a metal pad 1180 which is formed on a semiconductor chip 1100 in order to protrude upward with a predetermined height.
- the reference number 1190 denotes a passivation film, which acts as a protective layer.
- a bump of a semiconductor chip comprises a plurality of bond pads formed on a semiconductor chip, a conductive bump or a metal bump formed on the bond pads; and a sidewall insulating layer formed on sidewalls of the conductive bump.
- an insulating layer is formed on a semiconductor chip on which a plurality of bond pads are formed.
- a contact hole is formed in the insulating layer to expose the bond pads.
- a bump is formed in the contact hole, and a sidewall insulating layer is formed on the sidewalls of the bump.
- the insulating layer is preferably formed of a polymer material.
- a polymer material such as a polymide precursor is coated on the surface of a semiconductor substrate with, for example, a spin coating method and is thermally processed for a predetermined time so that a solid polymer layer is formed.
- the contact hole is formed in the polymer layer using laser to expose the bond pads.
- the contact hole can also be formed by dry etching using plasma.
- forming a metal bump includes forming a seed metal on the exposed metal pad using, for example, non-electrolytic plating, forming on the seed metal a metal packing layer of nickel or nickel alloy, and filling the inside of the contact hole to a predetermined height.
- the capping metal layer is formed on the metal packing layer.
- the capping metal layer is preferably formed of gold (Au).
- the method of forming the sidewall insulating layer on the sidewall of the metal pump includes etching the polymer layer to a desired amount by, for example, irradiating laser while leaving a portion of the polymer layer on the sidewalls of the bump.
- the bump of a semiconductor chip of the present invention and a method for manufacturing the same can prevent shorts, even when the interval between the bond pads becomes narrow as the line width of the semiconductor chip becomes narrow because the sidewall of the bump is surrounded by an insulating layer and electrically insulated.
- FIG. 1 is a cross-sectional view of a bump formed on a semiconductor chip of the present invention
- FIG. 2 is a cross-sectional view of another embodiment of the bump formed on a semiconductor chip of the present invention.
- FIGS. 3 through 6 are cross-sectional views showing a sequence of steps in a method for manufacturing the bump formed on a semiconductor chip of the present invention
- FIGS. 7 and 8 are cross-sectional views showing another embodiment of the method for manufacturing the bump formed on a semiconductor chip of the present invention.
- FIG. 9 is a cross-sectional view showing a COG package of a semiconductor chip of the present invention.
- FIG. 10 is a schematic plane view showing an array of bond pads formed on the semiconductor chip
- FIG. 11 is a cross-sectional view showing a bump of a conventional semiconductor chip.
- FIG. 12 is a cross-sectional view showing a COG package of a conventional semiconductor chip.
- FIG. 1 is a cross-sectional view showing a bump 200 formed on a semiconductor chip 100 according to an embodiment of the present invention.
- the bump 200 formed on the semiconductor chip 100 comprises a plurality of bond pads 180 formed on the surface of the semiconductor chip 100 , bump metal layers 220 and 230 overlying and electrically connected to the bond pads 180 .
- the bump 200 includes a sidewall insulating layer 210 ′ surrounding the sidewalls of the bump metal layers 220 and 230 .
- reference number 190 denotes a passivation layer formed on the semiconductor chip as a protection layer.
- the metal pad 180 is formed along a periphery of the semiconductor chip 100 at a predetermined interval so that individual memory or the LOGIC devices formed in the semiconductor chip 100 can be electrically connected to an external device such as PCB.
- the predetermined interval corresponds to the connecting pads (not shown) formed on the PCB on which the semiconductor chip 100 is mounted.
- the bump 200 preferably comprise a packing metal layer 22 contacting the metal pad 180 , and a capping metal layer 230 stacked on the packing metal layer 220 .
- the packing metal layer 220 preferably comprises a metal material having good contact resistance and bonding properties with the metal pad 180 , for example, Nickel Ni or Nickel alloy.
- the capping metal layer 230 is preferably formed of gold.
- suitable conductive materials to form the packing metal layer 220 or the capping metal layer 230 can be used within the spirit and scope of the present invention.
- the sidewall insulating layer 210 ′ is formed on sidewalls of the bump metal layers 220 and 230 , and formed of an insulating film such as polyamide or epoxy which is a type of polymer resin.
- the sidewall insulating layer 210 can prevent electrical shorts between the bumps 200 during a back-end packaging process like resin filling. Also, damage to the bump metal layers 220 and 230 can be prevented by minimizing an area of the bump metal layers 220 and 230 exposed to the outside.
- an anisotropic conductive film 350 can be used to connect the semiconductor chip 100 to connection pads 480 formed on the PCB 400 .
- the anisotropic conductive film 350 has both conductive characteristics, because of conductive particles formed therein, and insulation characteristics, when the conductive particles are separated from each other more than a predetermined distance.
- the sidewall insulating layer 210 formed on the sidewalls of the bump metal layers 220 and 230 acts as an insulator and prevents short circuits therebetween.
- FIG. 2 is a cross-sectional view showing a bump of a semiconductor chip according to another embodiment of the present invention.
- a bump 200 includes a packing metal layer 220 formed within a sidewall insulating layer 210 ′ and slightly exceeds the upper portion of the sidewall insulating layer 210 ′.
- a capping metal layer 230 is formed to cover the top of the packing metal layer 220 .
- the bump metal layers 220 and 230 having the above configuration are formed to protrude onto the sidewall insulating layer 210 ′ to have a width greater than the capping metal layer 230 of FIG. 1.
- the bump 200 can easily contact the outer coupling pad (not shown) and have a low contact resistance due to a broad contact area therebetween.
- FIGS. 3 through 6 are cross-sectional views sequentially showing a method of manufacturing a bump formed on a semiconductor chip according to an embodiment of the present invention.
- a polymer material is coated on a semiconductor chip 100 , including a passivation layer 190 , on which a semiconductor device is fabricated through a predetermined manufacturing process.
- the semiconductor chip 100 may then be thermally treated by a method such as baking in a baking oven at a predetermined temperature. Consequently, a polymer layer 210 is disposed over the semiconductor substrate 100 to form a sidewall insulating layer 210 ′. See FIG. 6.
- the polymer material layer 210 may be, but not limited to, polymide or epoxy.
- a contact hole 200 a is formed in the polymer layer 210 to expose the surface of the metal pad 180 through a predetermined patterning process.
- the contact hole 200 a may be formed, for example, by irradiating a laser on a portion where the metal pad needs to be exposed.
- a contact pattern for exposing the metal pad 180 is formed by coating a photoresist on the surface of the semiconductor chip 100 and aligning/exposing the same.
- the contact hole 200 a for exposing the metal pad 180 is formed by etching the passivation layer 190 by dry etching using the patterned photoresist as a mask.
- a seed metal (not shown) is formed on the surface of the exposed metal pad 180 inside the contact hole 200 a , and a packing metal layer 220 is formed preferably using non-electrolytic plating. It is preferred that the packing metal layer 220 be formed of nickel or nickel ally because it has low contact resistance and good adhesion properties with aluminum that forms the metal pad 180 .
- a capping metal layer 230 preferably formed of gold (Au), is formed on the packing metal layer 220 .
- the packing metal layer 220 is preferably formed shallower than the depth of the contact hole 200 a .
- the capping metal layer 230 is formed on the packing metal layer 220 , it is possible to leave a recessed area in the center of contact hole 200 a because the contact hole 200 a is lower than the neighboring sidewall insulating layer 210 . Accordingly, it is convenient to attach an external connection terminal such as a solder ball on the bump 200 .
- a photoresist is coated and patterned on the surface of a semiconductor chip 100 to form a sidewall insulating layer pattern 300 .
- the portions of the polymer layer 210 can be removed by, for example, laser irradiation. Consequently, the sidewall insulating layer 210 ′ is formed to remain on the sidewalls of the bump metal layers 220 and 230 and the other portions of the polymer layer 210 can be removed.
- the polymer layer 210 is etched to leave a portion of the polymer layer 210 on the passivation layer 190 to a predetermined thickness, for example, 2-5 microns to serve as a protection layer.
- the polymer layer 210 is removed to expose the passivation film 190 .
- the laser irradiation method has an advantage in that the thickness of the polymer layer 210 can be precisely controlled through pulses.
- FIGS. 7 and 8 are cross-sectional views showing another embodiment of the method for manufacturing a bump of a semiconductor chip of the present invention.
- a seed metal is formed within the contact hole 200 a on a metal pad 180 .
- a packing metal layer 220 is formed in the contact hole 200 a using non-electrolytic plating in the same manner as described with respect to FIG. 5.
- the packing metal layer 220 is grown having a flange shape on side walls of the sidewall insulating layer 220 in the contact hole 200 a .
- the packing conductive layer 220 is overgrown to the outside of the contact hole 200 a .
- a capping metal layer 230 preferably formed of gold (Au), is formed on the packing conductive layer 220 .
- a sidewall insulating layer 210 is etched using the capping metal layer as a mask through, for example, dry etching.
- the method for manufacturing a bump having the above described configuration has an advantage of reducing manufacturing costs by omitting a photo process.
- the present invention provides a semiconductor chip bump that can reduce electrical shorts between bump metal layers especially in a highly integrated circuit.
- FIG. 9 is a cross-sectional view of a COG package in which a bump of a semiconductor chip is attached to a PCB by a COG method.
- the COG package according to an embodiment of the present invention comprises a PCB 400 on which a plurality of connection pads 480 are formed; a semiconductor chip including a plurality of bond pads 180 formed to face the PCB 400 and correspond to the connection pads 480 , bump metal layers 220 and 230 overlying the metal pad 180 , and an insulating layer 210 ′ formed on the sidewalls of the bump metal layers; and an anisotropic conductive film 350 interposed between the PCB 400 and the semiconductor chip 100 and electrically connecting the connection pads 480 and the bump metal layers 220 and 230 .
- the insulating layer 210 ′ is preferably formed of a polymer such as polymide or epoxy, using a spin coating method.
- the anisotropic conductive film 350 including conductive particles is conductive at the portion where the connection pad 480 and the bump metal layer 230 contact, and acts as an insulating layer at other portions.
- electrical shorts do not occur in the COG package because the sidewall of the bump metal layer A is surrounded by the insulating layer 210 ′ and electrically insulated, even though the distance from other bump metal layers B becomes narrower, or even when the pitch between bond pads becomes narrow.
- the method for manufacturing a semiconductor chip of the present invention can reduce production costs by omitting a photo process. Furthermore, the method for manufacturing a semiconductor chip of the present invention can reduce soldering fails by forming a solder ball on the bump metal layer in a stable manner.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Abstract
A bump of a semiconductor chip comprises a plurality of bond pads formed on a semiconductor chip, a conductive bump formed on the bond pads; and a sidewall insulating layer formed on sidewalls of the conductive bump. It is possible for the semiconductor chip to prevent electrical shorts and improve productivity even though a pitch of bond pad is decreased.
Description
- This application claims priority from Korean Patent Application No. 2002-0027440, filed on May 17, 2002, the contents of which are incorporated herein by this reference in their entirety.
- 1. Field of the Invention
- The present invention relates to a semiconductor device, and more particularly, to a bump of a semiconductor chip, a method for manufacturing the bump, and a package using the bump.
- 2. Description of the Related Art
- As semiconductor devices become more highly integrated, the number of pads formed on the surface of a semiconductor chip increase, while the pitch between the metal pads becomes narrow. This causes various problems when the semiconductor chip is mounted on a printed circuit board (PCB).
- In particular, when packaging a semiconductor chip using a chip-on-glass (COG) method, it is very difficult to reduce the pitch between the metal pads because of possible electrical shorts therebetween, as the pitch between bumps formed on the metal pad becomes narrower.
- FIG. 11 is a cross-sectional view showing a conventional bump of a semiconductor chip, and FIG. 12 is a cross-sectional view of a semiconductor device mounted on a PCB with the COG method. Referring to FIGS. 11 and 12, the conventional semiconductor chip bump comprises
bump metal layers metal pad 1180 which is formed on asemiconductor chip 1100 in order to protrude upward with a predetermined height. Here, thereference number 1190 denotes a passivation film, which acts as a protective layer. - When the
conventional semiconductor chip 1100 is mounted on aPCB 1400 through the COG method, as shown in FIG. 12, adjacentbump metal layers conductive layer 1350 loses its role as an insulating layer and is likely to be shorted. Therefore, there are limits to which the pitch between themetal pads 1180 formed on the semiconductor device can be reduced, in designing the bump pitches using the COG method. Accordingly, the conventional bump structure has become more and more unsuitable for use in highly-integrated semiconductor chips. - To solve the above-described problems, it is an object of the present invention to provide a semiconductor chip bump that does not cause electrical shorts when it is mounted on a PCB or a package substrate, even when the interval between the bond pads formed on the semiconductor chip becomes narrow, and a method for manufacturing the same.
- According to one embodiment, a bump of a semiconductor chip comprises a plurality of bond pads formed on a semiconductor chip, a conductive bump or a metal bump formed on the bond pads; and a sidewall insulating layer formed on sidewalls of the conductive bump.
- According to another embodiment, an insulating layer is formed on a semiconductor chip on which a plurality of bond pads are formed. A contact hole is formed in the insulating layer to expose the bond pads. Thereafter, a bump is formed in the contact hole, and a sidewall insulating layer is formed on the sidewalls of the bump.
- The insulating layer is preferably formed of a polymer material. A polymer material such as a polymide precursor is coated on the surface of a semiconductor substrate with, for example, a spin coating method and is thermally processed for a predetermined time so that a solid polymer layer is formed.
- According to one embodiment, the contact hole is formed in the polymer layer using laser to expose the bond pads. Alternatively, the contact hole can also be formed by dry etching using plasma.
- According to one aspect of the present invention, forming a metal bump includes forming a seed metal on the exposed metal pad using, for example, non-electrolytic plating, forming on the seed metal a metal packing layer of nickel or nickel alloy, and filling the inside of the contact hole to a predetermined height. The capping metal layer is formed on the metal packing layer. The capping metal layer is preferably formed of gold (Au).
- The method of forming the sidewall insulating layer on the sidewall of the metal pump includes etching the polymer layer to a desired amount by, for example, irradiating laser while leaving a portion of the polymer layer on the sidewalls of the bump.
- As described above, the bump of a semiconductor chip of the present invention and a method for manufacturing the same can prevent shorts, even when the interval between the bond pads becomes narrow as the line width of the semiconductor chip becomes narrow because the sidewall of the bump is surrounded by an insulating layer and electrically insulated.
- The above object and advantages of the present invention will become more apparent by describing in detail preferred embodiments thereof with reference to the attached drawings in which:
- FIG. 1 is a cross-sectional view of a bump formed on a semiconductor chip of the present invention;
- FIG. 2 is a cross-sectional view of another embodiment of the bump formed on a semiconductor chip of the present invention;
- FIGS. 3 through 6 are cross-sectional views showing a sequence of steps in a method for manufacturing the bump formed on a semiconductor chip of the present invention;
- FIGS. 7 and 8 are cross-sectional views showing another embodiment of the method for manufacturing the bump formed on a semiconductor chip of the present invention;
- FIG. 9 is a cross-sectional view showing a COG package of a semiconductor chip of the present invention;
- FIG. 10 is a schematic plane view showing an array of bond pads formed on the semiconductor chip;
- FIG. 11 is a cross-sectional view showing a bump of a conventional semiconductor chip; and
- FIG. 12 is a cross-sectional view showing a COG package of a conventional semiconductor chip.
- The present invention will now be described more fully with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. The invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the concept of the invention to those skilled in the art.
- FIG. 1 is a cross-sectional view showing a
bump 200 formed on asemiconductor chip 100 according to an embodiment of the present invention. Referring to FIG. 1, thebump 200 formed on thesemiconductor chip 100 comprises a plurality ofbond pads 180 formed on the surface of thesemiconductor chip 100, bumpmetal layers bond pads 180. Thebump 200 includes asidewall insulating layer 210′ surrounding the sidewalls of thebump metal layers reference number 190 denotes a passivation layer formed on the semiconductor chip as a protection layer. - It is not shown, but the
metal pad 180 is formed along a periphery of thesemiconductor chip 100 at a predetermined interval so that individual memory or the LOGIC devices formed in thesemiconductor chip 100 can be electrically connected to an external device such as PCB. The predetermined interval corresponds to the connecting pads (not shown) formed on the PCB on which thesemiconductor chip 100 is mounted. - The
bump 200 preferably comprise a packing metal layer 22 contacting themetal pad 180, and acapping metal layer 230 stacked on the packingmetal layer 220. The packingmetal layer 220 preferably comprises a metal material having good contact resistance and bonding properties with themetal pad 180, for example, Nickel Ni or Nickel alloy. Also, the cappingmetal layer 230 is preferably formed of gold. One skilled in the art will appreciate that other suitable conductive materials to form the packingmetal layer 220 or the cappingmetal layer 230 can be used within the spirit and scope of the present invention. - The
sidewall insulating layer 210′ is formed on sidewalls of thebump metal layers sidewall insulating layer 210 can prevent electrical shorts between thebumps 200 during a back-end packaging process like resin filling. Also, damage to thebump metal layers bump metal layers - As shown in FIG. 9, when the
semiconductor chip 100 is mounted on aPCB 400 by a COG method, an anisotropicconductive film 350 can be used to connect thesemiconductor chip 100 toconnection pads 480 formed on thePCB 400. The anisotropicconductive film 350 has both conductive characteristics, because of conductive particles formed therein, and insulation characteristics, when the conductive particles are separated from each other more than a predetermined distance. However, if the distance between the adjacentbump metal layers bump metal layers sidewall insulating layer 210 formed on the sidewalls of thebump metal layers - FIG. 2 is a cross-sectional view showing a bump of a semiconductor chip according to another embodiment of the present invention. Referring to FIG. 2, a
bump 200 includes a packingmetal layer 220 formed within asidewall insulating layer 210′ and slightly exceeds the upper portion of thesidewall insulating layer 210′. A cappingmetal layer 230 is formed to cover the top of the packingmetal layer 220. Thebump metal layers sidewall insulating layer 210′ to have a width greater than the cappingmetal layer 230 of FIG. 1. Thus, thebump 200 can easily contact the outer coupling pad (not shown) and have a low contact resistance due to a broad contact area therebetween. - FIGS. 3 through 6 are cross-sectional views sequentially showing a method of manufacturing a bump formed on a semiconductor chip according to an embodiment of the present invention.
- Referring to FIG. 3, a polymer material is coated on a
semiconductor chip 100, including apassivation layer 190, on which a semiconductor device is fabricated through a predetermined manufacturing process. Thesemiconductor chip 100 may then be thermally treated by a method such as baking in a baking oven at a predetermined temperature. Consequently, apolymer layer 210 is disposed over thesemiconductor substrate 100 to form asidewall insulating layer 210′. See FIG. 6. Thepolymer material layer 210 may be, but not limited to, polymide or epoxy. - Referring to FIG. 4, a
contact hole 200 a is formed in thepolymer layer 210 to expose the surface of themetal pad 180 through a predetermined patterning process. Thecontact hole 200 a may be formed, for example, by irradiating a laser on a portion where the metal pad needs to be exposed. In addition, in the case of a photoresist polymer, a contact pattern for exposing themetal pad 180 is formed by coating a photoresist on the surface of thesemiconductor chip 100 and aligning/exposing the same. Thecontact hole 200 a for exposing themetal pad 180 is formed by etching thepassivation layer 190 by dry etching using the patterned photoresist as a mask. - Referring to FIG. 5, a seed metal (not shown) is formed on the surface of the exposed
metal pad 180 inside thecontact hole 200 a, and a packingmetal layer 220 is formed preferably using non-electrolytic plating. It is preferred that the packingmetal layer 220 be formed of nickel or nickel ally because it has low contact resistance and good adhesion properties with aluminum that forms themetal pad 180. Next, a cappingmetal layer 230, preferably formed of gold (Au), is formed on the packingmetal layer 220. The packingmetal layer 220 is preferably formed shallower than the depth of thecontact hole 200 a. Even though the cappingmetal layer 230 is formed on the packingmetal layer 220, it is possible to leave a recessed area in the center ofcontact hole 200 a because thecontact hole 200 a is lower than the neighboringsidewall insulating layer 210. Accordingly, it is convenient to attach an external connection terminal such as a solder ball on thebump 200. - Referring to FIG. 6, a photoresist is coated and patterned on the surface of a
semiconductor chip 100 to form a sidewall insulatinglayer pattern 300. The portions of thepolymer layer 210 can be removed by, for example, laser irradiation. Consequently, thesidewall insulating layer 210′ is formed to remain on the sidewalls of thebump metal layers polymer layer 210 can be removed. - With the method described above, the
polymer layer 210 is etched to leave a portion of thepolymer layer 210 on thepassivation layer 190 to a predetermined thickness, for example, 2-5 microns to serve as a protection layer. Alternatively, thepolymer layer 210 is removed to expose thepassivation film 190. Thus, the laser irradiation method has an advantage in that the thickness of thepolymer layer 210 can be precisely controlled through pulses. - FIGS. 7 and 8 are cross-sectional views showing another embodiment of the method for manufacturing a bump of a semiconductor chip of the present invention.
- Referring to FIG. 7, after a
contact hole 200 a is formed in apolymer layer 210, a seed metal is formed within thecontact hole 200 a on ametal pad 180. Then, a packingmetal layer 220 is formed in thecontact hole 200 a using non-electrolytic plating in the same manner as described with respect to FIG. 5. The packingmetal layer 220 is grown having a flange shape on side walls of thesidewall insulating layer 220 in thecontact hole 200 a. The packingconductive layer 220 is overgrown to the outside of thecontact hole 200 a. Next, a cappingmetal layer 230, preferably formed of gold (Au), is formed on the packingconductive layer 220. Asidewall insulating layer 210 is etched using the capping metal layer as a mask through, for example, dry etching. - The method for manufacturing a bump having the above described configuration has an advantage of reducing manufacturing costs by omitting a photo process.
- Thus, the present invention provides a semiconductor chip bump that can reduce electrical shorts between bump metal layers especially in a highly integrated circuit.
- FIG. 9 is a cross-sectional view of a COG package in which a bump of a semiconductor chip is attached to a PCB by a COG method. Referring to FIG. 9, the COG package according to an embodiment of the present invention comprises a
PCB 400 on which a plurality ofconnection pads 480 are formed; a semiconductor chip including a plurality ofbond pads 180 formed to face thePCB 400 and correspond to theconnection pads 480, bumpmetal layers metal pad 180, and an insulatinglayer 210′ formed on the sidewalls of the bump metal layers; and an anisotropicconductive film 350 interposed between thePCB 400 and thesemiconductor chip 100 and electrically connecting theconnection pads 480 and thebump metal layers - The insulating
layer 210′ is preferably formed of a polymer such as polymide or epoxy, using a spin coating method. The anisotropicconductive film 350 including conductive particles is conductive at the portion where theconnection pad 480 and thebump metal layer 230 contact, and acts as an insulating layer at other portions. - According to embodiments of the present invention, electrical shorts do not occur in the COG package because the sidewall of the bump metal layer A is surrounded by the insulating
layer 210′ and electrically insulated, even though the distance from other bump metal layers B becomes narrower, or even when the pitch between bond pads becomes narrow. - In addition, the method for manufacturing a semiconductor chip of the present invention can reduce production costs by omitting a photo process. Furthermore, the method for manufacturing a semiconductor chip of the present invention can reduce soldering fails by forming a solder ball on the bump metal layer in a stable manner.
- While this invention has been particularly shown and described with reference to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.
Claims (27)
1. A bump of a semiconductor chip, comprising:
a plurality of bond pads formed on a semiconductor chip;
a conductive bump formed on the bond pads; and
a sidewall insulating layer formed on sidewalls of the conductive bump.
2. The bump of a semiconductor chip of claim 1 , wherein the sidewall insulating layer is formed of a polymer material such as polymide or epoxy.
3. The bump of a semiconductor chip of claim 1 , wherein the conductive bump comprises:
a conductive packing layer that contacts the conductive pad; and
a capping conductive layer formed on the conductive packing layer.
4. The bump of a semiconductor chip of claim 3 , wherein the conductive packing layer is formed of nickel alloy.
5. The bump of a semiconductor chip of claim 4 , wherein the conductive packing layer is formed by non-electrolytic plating.
6. The bump of a semiconductor chip of claim 3 , wherein the capping conductive layer is formed of gold (Au).
7. The bump of a semiconductor chip of claim 1 , wherein the conductive packing layer extends above a top surface of the sidewall insulating layer.
8. A method for manufacturing a semiconductor chip, the method comprising;
forming an insulating layer on a semiconductor chip having a plurality of bond pads formed thereon;
forming a contact hole in the insulating layer to expose the bond pads;
forming a bump conductive layer in the contact hole; and
forming a sidewall insulating layer on sidewalls of the bump conductive layer by removing a portion of the insulating layer.
9. The method of claim 8 , wherein the insulating layer comprises a polymer material.
10. The method of claim 9 , wherein the polymer material is one of polymide or epoxy.
11. The method of claim 8 , wherein the forming a contact hole in the insulating layer comprises etching a portion of the insulating layer using laser irradiation.
12. The method of claim 8 , wherein the forming a bump conductive layer in the contact hole comprises;
forming a seed metal on the exposed bond pads;
forming a metal packing layer on the seed metal; and
forming a capping metal layer on the metal packing layer.
13. The method of claim 12 , wherein the metal packing layer is formed of nickel Ni or nickel alloy.
14. The method of claim 12 , wherein the capping metal layer is formed of gold (Au).
15. The method of claim 12 , further comprising forming a solder ball on the capping metal layer.
16. The method of claim 8 , wherein the forming a sidewall insulating layer on sidewalls of the bump conductive layer comprises:
forming a photoresist pattern overlying the bump conductive layer; and
etching the insulating layer to leave a portion of the insulating layer on the sidewalls of the bump conductive layer to form the sidewall insulating layer, using the photoresist pattern as a mask.
17. The method of claim 16 , wherein the etching comprises laser irradiation.
18. The method of claim 8 , wherein the forming a sidewall insulating layer on sidewalls of the bump conductive layer by removing a portion of the insulating layer comprises:
over growing the bump conductive layer on a top of the insulating layer to a predetermined height; and
etching the insulating layer using the overgrown bump conductive layer as a mask.
19. The method of claim 18 , wherein the overgrowing the bump conductive layer comprises:
forming a seed metal in the contact hole;
growing a metal packing layer on the seed metal and growing the metal packing layer to extend above the contact hole to a predetermined amount; and
forming a capping metal layer on the metal packing layer.
20. The method of claim 18 , wherein the metal packing layer is formed of nickel or nickel alloy.
21. The method of claim 18 , wherein the etching comprises laser irradiation.
22. A chip-on-glass (COG) package comprising;
a package substrate having a plurality of connection pads;
a semiconductor chip comprising a plurality of bond pads arranged to face the plurality of connection pads and to be electrically connected thereto;
a bump having an insulating layer formed on sidewalls thereof, the bump overlying the bond pads; and
an anisotropic conductive film interposed between the semiconductor chip and the package substrate to electrically connect the connection pads and the bump.
23. The COG package of claim 22 , wherein the bump comprises:
a packing metal layer formed on the bond pads; and
a capping metal layer formed on the metal packing layer.
24. The COG package of claim 23 , wherein the packing metal layer is formed of nickel or nickel alloy, and the capping metal layer is formed of gold (Au).
25. The COG package of claim 22 , wherein the insulating layer comprises a polymer.
26. The COG package of claim 25 , wherein the polymer layer is formed of one of polymide or epoxy.
27. The COG package of claim 23 , wherein the packing metal layer is formed by non-electrolytic plating.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/860,536 US7074704B2 (en) | 2002-05-17 | 2004-06-02 | Bump formed on semiconductor device chip and method for manufacturing the bump |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR2002-27440 | 2002-05-17 | ||
KR10-2002-0027440A KR100455387B1 (en) | 2002-05-17 | 2002-05-17 | Method for forming a bump on semiconductor chip and COG package including the bump |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/860,536 Division US7074704B2 (en) | 2002-05-17 | 2004-06-02 | Bump formed on semiconductor device chip and method for manufacturing the bump |
Publications (1)
Publication Number | Publication Date |
---|---|
US20030214035A1 true US20030214035A1 (en) | 2003-11-20 |
Family
ID=29417413
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/426,155 Abandoned US20030214035A1 (en) | 2002-05-17 | 2003-04-29 | Bump formed on semiconductor device chip and method for manufacturing the bump |
US10/860,536 Expired - Fee Related US7074704B2 (en) | 2002-05-17 | 2004-06-02 | Bump formed on semiconductor device chip and method for manufacturing the bump |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/860,536 Expired - Fee Related US7074704B2 (en) | 2002-05-17 | 2004-06-02 | Bump formed on semiconductor device chip and method for manufacturing the bump |
Country Status (3)
Country | Link |
---|---|
US (2) | US20030214035A1 (en) |
JP (1) | JP4357873B2 (en) |
KR (1) | KR100455387B1 (en) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040232562A1 (en) * | 2003-05-23 | 2004-11-25 | Texas Instruments Incorporated | System and method for increasing bump pad height |
US20060022340A1 (en) * | 2004-08-02 | 2006-02-02 | Shu-Lin Ho | Electrical conducting structure and liquid crystal display device comprising the same |
US20080007152A1 (en) * | 2006-07-07 | 2008-01-10 | Mt Picture Display Co., Ltd. | Electron emitting element |
US20080211092A1 (en) * | 2003-11-14 | 2008-09-04 | Industrial Technology Research Institute | Electronic assembly having a multilayer adhesive structure |
US20090026611A1 (en) * | 2003-11-14 | 2009-01-29 | Industrial Technology Research Institute | Electronic assembly having a multilayer adhesive structure |
US20140175643A1 (en) * | 2006-03-28 | 2014-06-26 | Richard J. Harries | Apparatuses and methods to enhance passivation and ild reliability |
CN107665873A (en) * | 2016-07-29 | 2018-02-06 | 三星显示有限公司 | IC chip and the display device for including it |
CN113517255A (en) * | 2021-04-23 | 2021-10-19 | 长鑫存储技术有限公司 | Semiconductor structure and manufacturing method thereof |
WO2024011442A1 (en) * | 2022-07-13 | 2024-01-18 | 厦门市芯颖显示科技有限公司 | Bonding assembly, micro electronic component and bonding backplate |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7154176B2 (en) * | 2003-11-14 | 2006-12-26 | Industrial Technology Research Institute | Conductive bumps with non-conductive juxtaposed sidewalls |
KR100632472B1 (en) | 2004-04-14 | 2006-10-09 | 삼성전자주식회사 | Microelectronic device chip having a fine pitch bump structure having non-conductive sidewalls, a package thereof, a liquid crystal display device comprising the same, and a manufacturing method thereof |
JP5085012B2 (en) * | 2004-04-14 | 2012-11-28 | 三星電子株式会社 | Semiconductor device including bump structure and method of manufacturing the same |
KR100618699B1 (en) * | 2004-07-20 | 2006-09-08 | 주식회사 하이닉스반도체 | Method for fabricating wafer level package |
US7569422B2 (en) | 2006-08-11 | 2009-08-04 | Megica Corporation | Chip package and method for fabricating the same |
TW200848741A (en) * | 2007-06-15 | 2008-12-16 | Au Optronics Corp | An electro-optical apparatus and a circuit bonding detection device and detection method thereof |
JP2008004968A (en) * | 2007-09-25 | 2008-01-10 | Seiko Epson Corp | Terminal electrode, semiconductor device and module |
US10777522B2 (en) * | 2018-12-27 | 2020-09-15 | Nanya Technology Corporation | Semiconductor structure and method of manufacturing the same |
CN113161323B (en) * | 2021-04-23 | 2022-03-22 | 长鑫存储技术有限公司 | Semiconductor structure and manufacturing method thereof |
CN116759390A (en) * | 2023-08-16 | 2023-09-15 | 长电集成电路(绍兴)有限公司 | Analog chip and preparation method thereof |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5656863A (en) * | 1993-02-18 | 1997-08-12 | Mitsubishi Denki Kabushiki Kaisha | Resin seal semiconductor package |
US20020011655A1 (en) * | 2000-04-24 | 2002-01-31 | Kazuo Nishiyama | Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof |
US20020048924A1 (en) * | 2000-08-29 | 2002-04-25 | Ming-Yi Lay | Metal bump with an insulating sidewall and method of fabricating thereof |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US48924A (en) * | 1865-07-25 | Improvement in hoop-skirts | ||
KR950004464A (en) * | 1993-07-15 | 1995-02-18 | 김광호 | Manufacturing method of chip bump |
KR0171099B1 (en) * | 1995-11-25 | 1999-02-01 | 구자홍 | Substrate bumb and the same manufacture method |
KR100225398B1 (en) * | 1995-12-01 | 1999-10-15 | 구자홍 | Bonding structure of semiconductor bump and its method |
US6809421B1 (en) * | 1996-12-02 | 2004-10-26 | Kabushiki Kaisha Toshiba | Multichip semiconductor device, chip therefor and method of formation thereof |
US6245594B1 (en) * | 1997-08-05 | 2001-06-12 | Micron Technology, Inc. | Methods for forming conductive micro-bumps and recessed contacts for flip-chip technology and method of flip-chip assembly |
JP2943805B1 (en) * | 1998-09-17 | 1999-08-30 | 日本電気株式会社 | Semiconductor device and manufacturing method thereof |
US6225206B1 (en) * | 1999-05-10 | 2001-05-01 | International Business Machines Corporation | Flip chip C4 extension structure and process |
JP3423930B2 (en) * | 1999-12-27 | 2003-07-07 | 富士通株式会社 | Bump forming method, electronic component, and solder paste |
US6281046B1 (en) * | 2000-04-25 | 2001-08-28 | Atmel Corporation | Method of forming an integrated circuit package at a wafer level |
JP3968554B2 (en) * | 2000-05-01 | 2007-08-29 | セイコーエプソン株式会社 | Bump forming method and semiconductor device manufacturing method |
US6667230B2 (en) * | 2001-07-12 | 2003-12-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Passivation and planarization process for flip chip packages |
-
2002
- 2002-05-17 KR KR10-2002-0027440A patent/KR100455387B1/en not_active IP Right Cessation
-
2003
- 2003-04-29 US US10/426,155 patent/US20030214035A1/en not_active Abandoned
- 2003-05-15 JP JP2003137898A patent/JP4357873B2/en not_active Expired - Fee Related
-
2004
- 2004-06-02 US US10/860,536 patent/US7074704B2/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5656863A (en) * | 1993-02-18 | 1997-08-12 | Mitsubishi Denki Kabushiki Kaisha | Resin seal semiconductor package |
US20020011655A1 (en) * | 2000-04-24 | 2002-01-31 | Kazuo Nishiyama | Chip-like electronic components, a method of manufacturing the same, a pseudo wafer therefor and a method of manufacturing thereof |
US20020048924A1 (en) * | 2000-08-29 | 2002-04-25 | Ming-Yi Lay | Metal bump with an insulating sidewall and method of fabricating thereof |
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040232562A1 (en) * | 2003-05-23 | 2004-11-25 | Texas Instruments Incorporated | System and method for increasing bump pad height |
US20080211092A1 (en) * | 2003-11-14 | 2008-09-04 | Industrial Technology Research Institute | Electronic assembly having a multilayer adhesive structure |
US20090026611A1 (en) * | 2003-11-14 | 2009-01-29 | Industrial Technology Research Institute | Electronic assembly having a multilayer adhesive structure |
US7960830B2 (en) * | 2003-11-14 | 2011-06-14 | Industrial Technology Research Institute | Electronic assembly having a multilayer adhesive structure |
US8604613B2 (en) | 2003-11-14 | 2013-12-10 | Industrial Technology Research Institute | Electronic assembly having a multilayer adhesive structure |
US20060022340A1 (en) * | 2004-08-02 | 2006-02-02 | Shu-Lin Ho | Electrical conducting structure and liquid crystal display device comprising the same |
US20140175643A1 (en) * | 2006-03-28 | 2014-06-26 | Richard J. Harries | Apparatuses and methods to enhance passivation and ild reliability |
US10002814B2 (en) * | 2006-03-28 | 2018-06-19 | Intel Corporation | Apparatuses and methods to enhance passivation and ILD reliability |
US20080007152A1 (en) * | 2006-07-07 | 2008-01-10 | Mt Picture Display Co., Ltd. | Electron emitting element |
CN107665873A (en) * | 2016-07-29 | 2018-02-06 | 三星显示有限公司 | IC chip and the display device for including it |
CN113517255A (en) * | 2021-04-23 | 2021-10-19 | 长鑫存储技术有限公司 | Semiconductor structure and manufacturing method thereof |
WO2024011442A1 (en) * | 2022-07-13 | 2024-01-18 | 厦门市芯颖显示科技有限公司 | Bonding assembly, micro electronic component and bonding backplate |
Also Published As
Publication number | Publication date |
---|---|
JP2003338518A (en) | 2003-11-28 |
JP4357873B2 (en) | 2009-11-04 |
US20040219715A1 (en) | 2004-11-04 |
KR20030089288A (en) | 2003-11-21 |
US7074704B2 (en) | 2006-07-11 |
KR100455387B1 (en) | 2004-11-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11955459B2 (en) | Package structure | |
US7074704B2 (en) | Bump formed on semiconductor device chip and method for manufacturing the bump | |
US9502390B2 (en) | BVA interposer | |
US7391118B2 (en) | Integrated circuit device with embedded passive component by flip-chip connection and method for manufacturing the same | |
US5554887A (en) | Plastic molded semiconductor package | |
US10008466B2 (en) | Semiconductor device and manufacturing method thereof | |
US20080230925A1 (en) | Solder-bumping structures produced by a solder bumping method | |
TWI740219B (en) | Carrier and manufacturing method thereof | |
US9324681B2 (en) | Pin attachment | |
TW202133282A (en) | Semiconductor package | |
US7704792B2 (en) | Semiconductor device and method of manufacturing the same | |
US7595268B2 (en) | Semiconductor package having re-distribution lines for supplying power and a method for manufacturing the same | |
US7638365B2 (en) | Stacked chip package and method for forming the same | |
US7061123B1 (en) | Wafer level ball grid array | |
CN111106020B (en) | Integrated circuit package and method | |
US11538798B2 (en) | Semiconductor package with multiple redistribution substrates | |
US7205671B2 (en) | Semiconductor device | |
KR100469543B1 (en) | Standardized bonding location process and apparatus | |
US12015018B2 (en) | Semiconductor package with multiple redistribution substrates | |
US20240047319A1 (en) | Semiconductor package and method of fabricating the same | |
TW202349591A (en) | Semiconductor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KWON, YONG-HWAN;KANG, SA-YOON;REEL/FRAME:014028/0550;SIGNING DATES FROM 20030402 TO 20030409 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION |