US20030155638A1 - Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device - Google Patents

Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device Download PDF

Info

Publication number
US20030155638A1
US20030155638A1 US10/349,975 US34997503A US2003155638A1 US 20030155638 A1 US20030155638 A1 US 20030155638A1 US 34997503 A US34997503 A US 34997503A US 2003155638 A1 US2003155638 A1 US 2003155638A1
Authority
US
United States
Prior art keywords
insulating layer
electrode pad
sheet
copper sheet
recess
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
US10/349,975
Inventor
Toshihide Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Circuit Solutions Inc
Original Assignee
NEC Toppan Circuit Solutions Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Toppan Circuit Solutions Inc filed Critical NEC Toppan Circuit Solutions Inc
Assigned to NEC TOPPAN CIRCUIT SOLUTIONS, INC. reassignment NEC TOPPAN CIRCUIT SOLUTIONS, INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ITO, TOSHIHIDE
Publication of US20030155638A1 publication Critical patent/US20030155638A1/en
Priority to US11/029,676 priority Critical patent/US7303978B2/en
Abandoned legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/12—Mountings, e.g. non-detachable insulating substrates
    • H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827—Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H05K1/112—Pads for surface mounting, e.g. lay-out directly combined with via connections
    • H05K1/113—Via provided in pad; Pad over filled via
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/113—Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133—Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/11334—Manufacturing methods by local deposition of the material of the bump connector in solid form using preformed bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/09036—Recesses or grooves in insulating substrate
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/09472—Recessed pad for surface mounting; Recessed electrode of component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/20—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by affixing prefabricated conductor pattern
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Definitions

  • the present invention relates to a board for mounting a semiconductor chip thereon, a method of fabricating such a board, a semiconductor device, and a method of fabricating such a semiconductor device, and more particularly to a semiconductor device in a BGA (Ball Grid Array) type package, a multilayer wiring board for use in such a semiconductor device, and methods of fabricating such a semiconductor device and such a multilayer wiring board.
  • BGA Bit Grid Array
  • boards for mounting semiconductor chips thereon to make up BGA-type semiconductor devices comprise a glass epoxy multilayer wiring board or a build-up multilayer wiring board which is produced by stacking conductive layers and insulating layers repeatedly on a support plate of metal and then removing the support plate.
  • the glass epoxy multilayer wiring board is made of an organic material having low heat resistance as a base material. Therefore, the glass epoxy multilayer wiring board is disadvantageous in that when heated, it is warped or distorted, presenting an obstacle to efforts to form fine interconnections in the fabrication of wiring boards and possibly reducing the reliability of connections over a long period of time after components have been mounted on the board.
  • the build-up multilayer wiring board which is designed to eliminate the above shortcomings, has a multilayer circuit constructed on one surface of a flat metal sheet according to a build-up process for eliminating possible causes of heat-induced warpages and distortions, thereby making it possible to produce fine interconnections in the fabrication process and to improve the reliability of connections over a long period of time.
  • a process of forming a BGA pad (electrode pad) on a metal sheet, thereafter producing a multilayer circuit according to a build-up process, and then removing the metal sheet is disclosed in Japanese laid-open patent publications Nos. 2001-36238, 2001-44578, 2001-44583, and 2001-44589.
  • a BGA package fabrication process (see FIGS. 1A and 1B of the accompanying drawings) disclosed in the above publications, after BGA pads 31 are formed on a metal sheet (not shown), conductive layer 32 is formed on BGA pads 31 , and then insulating layer 33 is formed on conductive layer 32 and metal sheet, after which via 34 is formed through insulating layer 33 .
  • Conductive layer 32 includes connection terminals 32 a positioned directly above BGA pads 31 and having an area greater than BGA pads 31 , and interconnections 32 b extending from connection terminals 32 a to via 34 .
  • interconnections 32 b connected through via 32 to the semiconductor chip are located in limited positions so as not to be short-circuited to other BGA pads 31 .
  • the interconnections cannot be formed over many other BGA pads 31 , and should be formed in those areas which are free of other BGA pads 31 .
  • the interconnections are also required to be kept out of contact with other connection terminals 32 a .
  • interconnections 32 b individually connecting from a plurality of BGA pads 31 forming columns to the semiconductor chip cannot be packed in a high density.
  • formed patterns of interconnections 32 b which represent the numbers of columns of BGA pads 31 and corresponding interconnections 32 b are shown in Table 1 below.
  • BGA pads 31 have a diameter of 250 ⁇ m and are spaced by a pitch of 0.5 mm, and via 34 has a diameter of 75 ⁇ m.
  • TABLE 1 Max. number of in- Width and spacing Number of columns terconnections be- of interconnec- of BGA pads tween pads tions 2 1 50 ⁇ m 4 3 27 ⁇ m 6 5 19 ⁇ m 9 8 12 ⁇ m
  • Multilayer interconnection boards for BGA packages are required to meet two requirements about the productivity of a solder ball mounting process and the bonding strength of solder balls. These two requirements will be described in detail below.
  • the productivity of a solder ball mounting process refers to the accuracy of a process of placing solder balls 35 (see FIGS. 2A through 2C of the accompanying drawings) on BGA pad 31 .
  • solder balls 35 are placed on BGA pad 31 coated with a flux or a solder paste and arrayed, after which solder balls 35 are joined to BGA pad 31 by reflow heating.
  • solder balls 35 may possibly move due to different flux quantities and different flux activity levels on BGA pad 31 , resulting in soldering failures such that adjacent solder balls 35 may join each other and fall off BGA pad 31 .
  • the bonding strength of solder balls refers to the reliability of connections over a long period of time after the semiconductor device in the BGA package is mounted on another board.
  • the bonding between BGA pad 31 and solder balls 35 may possibly become unreliable owing to the difference between the coefficient of thermal expansion of the semiconductor device and the coefficient of thermal expansion of the board on which the semiconductor device is mounted.
  • BGA package semiconductor devices of more pins and greater outer profiles tend to have smaller solder bonding strength and suffer more solder joint cracking.
  • the surface of BGA pad 31 on the multilayer wiring board may be positioned in three different ways with respect to the surface of insulating layer 33 .
  • These three different ways shown in FIGS. 2A through 2C provide respective different properties shown in Table 2.
  • solder ball 35 is joined to only the principal surface of BGA pad 31 , the area of contact between BGA pad 31 and solder ball 35 , i.e., the joining area therebetween, is small, and hence the bonding strength of solder ball 35 is small, tending to cause cracking in the joint. As shown in FIG. 2A, if the surface of BGA pad 31 is lower than the surface of insulating layer 33 , then since solder ball 35 is held in position in a reflow process, the productivity of the solder ball mounting process is high and the yield is increased. However, solder ball 35 is joined to only the principal surface of BGA pad 31 , the area of contact between BGA pad 31 and solder ball 35 , i.e., the joining area therebetween, is small, and hence the bonding strength of solder ball 35 is small, tending to cause cracking in the joint. As shown in FIG.
  • solder resist 36 may be formed on insulating layer 33 to provide a desired surface configuration around BGA pad 31 .
  • FIG. 3A shows a so-called over-resist structure in which the surface of solder resist 36 is higher than the surface of BGA pad 31 .
  • BGA pad 31 has its outer periphery covered with solder resist 36 .
  • solder ball 35 is fixed after it is mounted in position in the reflow process, solder ball 35 is not displaced, and BGA pad 31 and insulating layer 33 lying therebeneath are held in intimate contact with each other.
  • the productivity of the solder ball mounting process is good, but the bonding strength of solder ball 35 is poor.
  • FIG. 3B shows a so-called non-over-resist structure (normal resist structure) in which solder resist 36 does not cover the surface of BGA pad 31 .
  • solder flows around the side surfaces of BGA pad 31 to join solder ball 35 as mentioned above. Though the bonding strength of solder ball 35 is high, the BGA pad 31 and insulating layer 33 are not held in intimate contact with each other, with the result that the productivity of the solder ball mounting process is poor.
  • Japanese laid-open patent publication No. 2001-230513 discloses a partial combination of the over-resist and non-over-resist structures in which solder resist 36 has an elliptical opening defined therein.
  • Japanese laid-open patent publication No. 2001-230339 reveals an over-resist structure in which a criss-cross recess is defined in BGA pad 31 for increasing the bonding strength according to the soldering process.
  • Japanese laid-open patent publication No. 11-54896 shows an over-resist structure in which only a portion of solder resist 36 which extends around BGA pad 31 is removed to the height of the surface of BGA pad 31 or lower by laser ablation, so that BGA pad 31 has a lower portion surrounded by solder resist 36 and an upper portion bonded to solder ball 35 .
  • board for mounting a semiconductor chip thereon according to the present invention has an insulating layer, an electrode pad mounted on one surface of the insulating layer, a conductive layer mounted on an opposite surface of the insulating layer, and a via extending through the insulating layer and connecting the electrode pad and the conductive layer to each other.
  • the electrode pad is disposed in a recess defined in the insulating layer, and has a surface positioned higher than the bottom of the recess and lower than the surface of the insulating layer.
  • interconnections provided by the conductive layers may be positioned with greater freedom, and many interconnections may be provided on the board, allowing a plurality of electrode pads to be packed in a high density.
  • the recess in the insulating layer should preferably be formed by transferring a pattern of recesses and lands from a matrix sheet to the insulating layer.
  • the matrix sheet should preferably be a metal sheet.
  • a semiconductor device has a board for mounting a semiconductor chip thereon as described above, a semiconductor chip connected to the conductive layer, and a solder ball joined to the electrode pad.
  • the solder ball is placed in the recess in the insulating layer.
  • a method of fabricating a board for mounting a semiconductor chip thereon comprises the steps of forming a pattern of recesses and lands on a surface of a matrix sheet, forming an electrode pad on the surface of the matrix sheet, forming an insulating layer in covering relation to the surface of the matrix sheet, forming a via through the insulating layer, forming a conductive layer on a surface of the insulating layer remote from the matrix sheet, the conductive layer being connected to the electrode pad through the via, and removing the matrix sheet.
  • the pattern of recesses and lands is transferred from the matrix sheet to a surface of the insulating layer for thereby forming a recess in the insulating layer and placing the electrode pad in the recess, the electrode pad having a surface positioned higher than the bottom of the recess and lower than the surface of the insulating layer;
  • the above method uses the matrix sheet as a reversal pattern of the insulating layer for easily forming the insulating layer of a complex shape including the recess.
  • FIG. 1A is an enlarged fragmentary cross-sectional view showing interconnections of a circuit layer on a conventional board for mounting a semiconductor chip thereon;
  • FIG. 4 is a cross-sectional view of a semiconductor device according to the present invention.
  • FIG. 6A is a plan view of a BGA pad forming surface of the board shown in FIG. 5;
  • FIG. 6B is an enlarged fragmentary perspective view of the BGA pad forming surface shown in FIG. 6A;
  • FIG. 6D is an enlarged fragmentary cross-sectional view of the BGA pad forming surface with a solder ball mounted thereon shown in FIG. 6A;
  • FIGS. 13A through 13E are cross-sectional views illustrative of latter steps of the method of fabricating a semiconductor device according to the first embodiment of the present invention.
  • FIGS. 15A through 15F are cross-sectional views illustrative of middle steps of the method of fabricating a semiconductor device according to the second embodiment of the present invention.
  • FIGS. 16A through 16E are cross-sectional views illustrative of latter steps of the method of fabricating a semiconductor device according to the second embodiment of the present invention.
  • FIG. 17 is a flowchart of the method of fabricating a semiconductor device according to the third embodiment of the present invention.
  • FIGS. 18A through 18F are cross-sectional views illustrative of middle steps of the method of fabricating a semiconductor device according to the third embodiment of the present invention.
  • FIGS. 19A through 19E are cross-sectional views illustrative of latter steps of the method of fabricating a semiconductor device according to the third embodiment of the present invention.
  • FIG. 4 shows in cross section semiconductor device 1 according to the present invention
  • FIG. 5 shows in cross section board 4 for mounting a semiconductor chip thereon according to the present invention.
  • board 4 for mounting a semiconductor chip thereon has a multilayer wiring board comprising a laminated assembly of conductive layer (circuit layer) 2 and insulating layer (interlayer insulating layer) 3 , and a plurality of BGA pads (electrode pads) 5 formed on the multilayer wiring board.
  • BGA pads 5 are formed on only one surface of insulating layer 3 , and conductive layer 2 and BGA pads 5 are connected to each other by vias 18 extending through insulating layer 3 .
  • Insulating layer 3 has recesses 3 a defined therein for accommodating BGA pads 5 therein.
  • BGA pads 5 placed in respective recesses 3 a project from the bottom of recesses 3 a , and have base portions embedded in insulating layer 3 .
  • BGA pad 5 has an upper surface positioned lower than the upper surface of insulating layer 3 and higher than the bottom of recess 3 a which surrounds BGA pad 5 .
  • a gap is present between the outer peripheral edge of BGA pad 5 and the inner peripheral edge of recess 3 a.
  • semiconductor chip 6 is mounted on the surface of board 4 which is opposite to the surface thereof on which BGA pads 5 are formed. Solder balls 7 are joined to respective BGA pads 5 . Semiconductor device 1 for being mounted on another board is thus completed. As shown in FIG. 4, semiconductor chip 6 is connected to BGA pads 5 by bumps 6 a , and is sealed by underfilled resin 20 and molded resin 19 . Although not described in detail, conductive layers 2 have various circuits and interconnections disposed therein.
  • metal sheet 8 (see FIGS. 10A through 13D) having a reverse pattern of recesses and lands is used as a matrix sheet.
  • etching resist 9 (see FIGS. 10B through 10D) for forming a mold for insulating layer 3 is formed on copper sheet 8 by photolithography. After copper sheet 8 is etched, etching resist 9 is removed.
  • Plating resist 12 (see FIGS. 12A through 12D) for forming a pattern of BGA pads 5 is formed on copper sheet 8 by photolithography, and copper sheet 8 is etched to form a pattern of recesses and lands which are a reversal of insulating layer 3 , on copper sheet 8 .
  • the insulating layer 3 is etched to form vias 18 and conductive layers (circuits and interconnections) 2 .
  • Semiconductor chip 6 is mounted in connection to conductive layers 2 , after which copper sheet 8 is chemically etched away to expose BGA pads 5 . Then, solder balls 7 are mounted, providing a BGA package.
  • board 4 for mounting a semiconductor chip thereon is often constructed as a multilayer wiring board comprising an alternate assembly of insulating layers 3 and conductive layers 2 .
  • board 4 mounting a semiconductor chip thereon is shown and described herein as having single insulating layer 3 and single conductive layer 2 for the sake of brevity.
  • BGA pad 5 is formed inside recess 3 a in insulating layer 3 .
  • the upper surface of BGA pad 5 projects upwardly from the bottom of recess 3 a in insulating layer 3 and is positioned lower than the upper surface of insulating layer 3 .
  • BGA pad 5 has a lower portion embedded in insulating layer 3 .
  • solder ball 7 since the upper surface of BGA pad 5 is higher than the bottom of recess 3 a in insulating layer 3 , when solder ball 7 is joined, it can be soldered in covering relation to not only the upper surface of BGA pad 5 but also a portion of the side surfaces thereof. Therefore, the bonding strength between solder ball 7 and BGA pad 5 is high, and they are connected to each other highly reliably.
  • insulating layer 3 is formed on metal sheet 8 which is used as a matrix sheet having a reverse pattern of recesses and lands. Therefore, a pattern of recesses and lands transferred from metal sheet 8 is formed on the surface of insulating layer 3 on which BGA pads 5 are to be formed. Therefore, the board 4 for mounting a semiconductor chip thereon can easily be fabricated while meeting requirements about both the productivity of the process of mounting solder balls 7 and the bonding strength of BGA pads 5 .
  • interconnections 32 b suffer large positional limitations and cannot be packed in a high density.
  • the number of actually available columns of BGA pads 31 has been limited to five or less.
  • conductive layers 2 are formed over BGA pads 5 with insulating layer 3 interposed therebetween, and insulating layer 3 and conductive layers 2 are connected to each other by vias 18 . Accordingly, conductive layers 2 extending from a number of BGA pads 5 to semiconductor chip 6 can be formed in a wide area except for small-diameter vias 18 . While a number of interconnections 32 b have to be placed in a small area except largediameter connection terminals 32 a and BGA pads 31 in the conventional arrangement shown in FIGS. 1A and 1B, the interconnections can be placed in a much wider area according to the-present invention, as shown in FIGS. 8A and 8B. According to the present invention, therefore, the board 4 has an excellent ability to accommodate interconnections, and allows much more BGA pads 5 to be formed in a higher density than the conventional arrangement.
  • FIGS. 4 and 6A through 6 D A method of fabricating semiconductor device 1 shown in FIGS. 4 and 6A through 6 D according to a first embodiment of the present invention will be described below with reference to FIGS. 9 and 10A through 13 E.
  • Metal sheet 8 for use as a matrix sheet for insulating layer 3 is prepared.
  • a metal sheet KFC (trade name, thickness 0.25 mm) manufactured by Kobe Steel, which is a copper sheet according to U.S. CDA standard C19210, is prepared.
  • Metal sheet 8 is not limited to the material and thickness described above.
  • Metal sheet 8 may be any metal sheet insofar as it is a good electric conductor for use as a cathode in a subsequent plating process, can be chemically dissolvable by an etchant, and can serve as a support plate for stacking insulating layer 3 and conductive layer 2 thereon.
  • the surface of copper sheet 8 is polished by a buff roll in step Si (see FIG. 9).
  • the surface of copper sheet 8 is polished for removing dirt from the surface of copper sheet 8 thereby to cleanse the same and also for increasing the intimate adhesion of photosensitive etching resists 9 , 10 to prevent an etchant from seeping in.
  • the surface of copper sheet 8 may be polished by a brush or a chemical polishing process such as soft etching, instead of a buff roll.
  • etching resists 9 , 10 are laminated on respective opposite surfaces of copper sheet 8 in step S 2 .
  • Etching resists 9 , 10 may be Liston FX125 (trade name, thickness 25 ⁇ m) manufactured by DuPont MRC Dry Film or Photech H-N150 (trade name, thickness 50 ⁇ m) manufactured by Hitachi Chemical, which is an alkali-developed photosensitive etching resist.
  • the thickness of etching resists 9 , 10 should be in the range from 15 to 50 ⁇ m. Thinner etching resists 9 , 10 provide a better imaging accuracy, and thicker etching resists 9 , 10 are less susceptible to damage and foreign object and can be handled with greater ease.
  • a mask film (not shown) having a pattern of circular openings aligned with the positions of BGA pads 5 to be formed subsequently is held against etching resist 9 on one surface of copper sheet 8 , and no mask film is held against etching resist 10 on the other surface of copper sheet 8 . Then, etching resists 9 , 10 are exposed to an ultraviolet radiation. Then, etching resists 9 , 10 are processed in a development process by an aqueous solution of sodium carbonate, eluting unexposed areas thereby to pattern etching resist 9 in step S 3 . As shown in FIG.
  • etching resist 9 only the areas on one surface of copper sheet 8 which are aligned with the positions of BGA pads 5 to be formed subsequently are covered with etching resist 9 , whereas the entire other surface of copper sheet 8 is covered with etching resist 10 .
  • the size of the remaining areas of etching resist 9 depends on the pitch and diameter of BGA pads 5 . Examples of preferable combinations of pitches and diameters are shown in Table 4 below.
  • an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over copper sheet 8 to etch the areas of copper sheet 8 which are not covered with etching resist 9 , to a uniform depth in step S 4 .
  • those areas of copper sheet 8 are etched to a depth ranging from 10 to 30 ⁇ m.
  • the etching depth may be changed by changing the etching time depending on the pitch and diameter of BGA pads 5 in semiconductor device 1 which will finally be completed.
  • the etchant may be an aqueous solution of cupric chloride and hydrochloric acid which are mixed together, an aqueous solution of persulfates, an aqueous solution of sulfuric acid and hydrogen peroxide, or an alkaline aqueous solution of cuprammonium complex ions.
  • photosensitive etching resists 9 , 10 are removed from copper sheet 8 by an aqueous solution of sodium hydroxide in step S 5 .
  • an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over copper sheet 8 to etch again the entire surface of copper sheet 8 to a depth ranging from 0.1 to 5 ⁇ m, thereby removing overhanging edges 11 produced on copper sheet 8 at the ends of the resist by etching, and eliminating sharp corners on the surface of copper sheet 8 in step S 6 .
  • etching resist 9 portions of copper sheet 8 covered with etching resist 9 are slightly removed by the etchant, as shown in FIG. 1A.
  • portions of copper sheet 8 which are held in intimate contact with etching resist 9 remain unremoved as overhanging edges 11 .
  • etching resist 9 When etching resist 9 is removed in step S 5 , overhanging edges 11 remain as sharp corners as shown in FIG. 11B. If insulating layer 3 were formed using such copper sheet 8 as a matrix sheet, then the sharp corners would be transferred to insulating layer 3 .
  • copper sheet 8 is etched again to remove overhanging edges 11 to eliminate sharp corners from the surface of copper sheet 8 . In this manner, sharp corners will not be transferred to insulating layer 3 in a subsequent process. As shown in FIG. 11C, it is preferable to etch copper sheet 8 such that the corners on the surface of copper sheet 8 which are left after removal of overhanging edges 11 will be rounded to a radius of curvature ranging from 1 to 5 ⁇ m.
  • a copper roughening liquid comprising sulfuric acid, hydrogen peroxide, and alkylimidazole is applied to etch the surface of copper sheet 8 to a depth ranging from 1 to 2 ⁇ m, thus chemically roughening copper sheet 8 in step S 7 .
  • Copper sheet 8 is thus chemically roughened for increasing the intimate adhesion of plating-resist photosensitive films 12 , 13 to be formed in a next process thereby to present a plating liquid from seeping in.
  • Photosensitive films 12 , 13 are laminated on respective opposite surfaces of copper sheet 8 in step S 8 .
  • Photosensitive films 12 , 13 may be Photech H-N640 (trade name, thickness 40 ⁇ m) manufactured by Hitachi Chemical.
  • a mask film (not shown) having a pattern of circular openings aligned with the positions of BGA pads 5 to be formed subsequently is held against photosensitive film 12 on one surface of copper sheet 8 , and no mask film is held against photosensitive film 13 on the other surface of copper sheet 8 .
  • photosensitive films 12 , 13 are exposed to an ultraviolet radiation.
  • photosensitive films 12 , 13 are processed in a development process by an aqueous solution of sodium carbonate, eluting unexposed areas of photosensitive film 12 thereby to pattern photosensitive film 12 to form openings 12 a in step S 9 .
  • plating resist photosensitive film 12
  • FIG. 12B plating resist (photosensitive film 12 ) having openings 12 a aligned with the positions of BGA pads 5 to be formed subsequently is formed on one surface of copper sheet 8 , whereas the entire other surface of copper sheet 8 is covered with plating resist 13 .
  • the size of the openings 12 a depends on the pitch and diameter of BGA pads 5 . Examples of preferable combinations of pitches and diameters are shown in Table 4 above.
  • an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over copper sheet 8 to etch the areas of copper sheet 8 which are exposed in openings 12 a , to a uniform depth in step S 10 .
  • those areas of copper sheet 8 are etched to a depth ranging from 5 to 15 ⁇ m.
  • the etching depth may be changed by changing the etching time depending on the pitch and diameter of BGA pads 5 in semiconductor device 1 which will finally be completed.
  • an electroplating process is carried out using copper sheet 8 as a cathode.
  • copper sheet 8 is degreased, subjected to gold strike plating, and then eletroplated in a pure gold plating bath to form gold plated layer 14 having a thickness ranging from 1 to 2 ⁇ m.
  • copper sheet 8 is electroplated in a nickel sulfamate bath to form nickel plated layer 15 having a thickness ranging from 2 to 5 ⁇ m.
  • copper sheet 8 is electroplated in a copper sulfate bath to deposit copper plated layer 16 having a thickness ranging from 10 to 25 ⁇ m, thus forming BGA pads 5 as shown in FIG. 12D in step S 11 .
  • plating resists (photosensitive films) 12 , 13 are removed from copper sheet 8 by an aqueous solution of sodium hydroxide in step S 12 , as shown in FIG. 12E.
  • a previously prepared resin sheet with a copper foil which has an insulating resin layer having a thickness ranging from 35 to 80 ⁇ m and coated with an epoxy resin which is then partly cured, is placed on copper sheet 8 and laminated by a vacuum hydraulic press.
  • the copper foil is then removed by a known copper etching process, forming insulating layer 3 in step S 13 , as shown in FIG. 13A.
  • Insulating layer 3 is not limited to a layer produced from a resin sheet with a copper foil.
  • a prepreg and a copper foil may be subjected to laminating press process, and then the copper foil may be etched.
  • an insulating resin sheet may be laminated in a vacuum and then hot cured into an insulating layer.
  • the assembly is irradiated with a carbon gas laser beam or an UV-YAG laser beam to form via holes 17 in insulating layer 3 , as shown in FIG. 13B. Since epoxy resin scum produced by the laser beam is deposited on the bottom of via holes 17 , such epoxy resin scum is then removed by a desmearing process.
  • a carbon gas laser beam or an UV-YAG laser beam to form via holes 17 in insulating layer 3 , as shown in FIG. 13B. Since epoxy resin scum produced by the laser beam is deposited on the bottom of via holes 17 , such epoxy resin scum is then removed by a desmearing process.
  • copper sheet 8 as a cathode
  • an electric copper plating process is carried out to form a plated layer, which is patterned according to a known semiadditive process, thus producing vias 18 embedded in via holes 17 and conductive layer 2 serving as circuits in step S 14 , as shown in FIG. 13C.
  • a pattern may be formed according to a
  • steps S 13 , S 14 may be repeated to form a multilayer wiring board comprising a plurality of alternately arranged insulating layers 3 and conductive layers 2 .
  • semiconductor chip 6 connected to conductive layer 2 is mounted in place in step S 15 .
  • bumps 6 a of semiconductor chip 6 are being connected to conductive layer 2
  • underfilled resin 20 and molded resin 19 are poured and cured to seal semiconductor chip 6 .
  • step S 16 copper sheet 8 is removed by chemical etching in step S 16 , thus exposing BGA pads 5 .
  • solder balls 7 are mounted for connection with another board in step S 17 . In this manner, semiconductor device 1 in a BGA package type as shown in FIG. 4 is completed.
  • insulating layer 3 formed using metal sheet 8 as a matrix sheet is free of sharp corners. Accordingly, semiconductor device 1 is protected from damage or fracture which would otherwise be caused by stresses concentrate on such sharp corners. As insulating layer 3 has a gently curved surface, any stresses applied are distributed and lessened. Since insulating layer 3 is not divided into a solder resist and an insulating layer lying therebeneath and is made of the same material according to the same process, insulating layer 3 is not damaged by strains due to stresses, is of a simple structure, and can be manufactured at a low cost. Since plating resist 12 is patterned by photolithography, a number of openings 12 a for forming BGA pads 5 therein can easily be formed altogether.
  • the surface of copper sheet 8 shown in FIG. 10A is polished in step S 1 , and as shown in FIG. 10B, etching resists 9 , 10 are laminated on respective opposite surfaces of copper sheet 8 in step S 2 .
  • etching resist 9 on one surface of copper sheet 8 is patterned in step S 3 .
  • the areas of copper sheet 8 which are not covered with etching resist 9 are etched to a uniform depth in step S 4 .
  • photosensitive etching resists 9 , 10 are removed.in step S 5 .
  • step S 6 the entire surface of copper sheet 8 is etched again to remove overhanging edges 11 in step S 6 .
  • a copper roughening liquid comprising sulfuric acid, hydrogen peroxide, and alkylimidazole is applied to etch the surface of copper sheet 8 to a depth ranging from 1 to 2 ⁇ m, thus chemically roughening copper sheet 8 in step S 7 .
  • Copper sheet 8 is thus chemically roughened for increasing the intimate adhesion of first insulating layer 21 to be formed in a next process.
  • Copper sheet 8 may be chemically roughened by a black oxide process or a brown oxide process.
  • First insulating Layer 21 is not limited to a layer produced from a resin sheet with a copper foil. Instead of a resin sheet with a copper foil, a prepreg and a copper foil may be subjected to laminating press process, and then the copper foil may be etched. Alternatively, an insulating resin sheet may be laminated in a vacuum and then hot cured into an insulating layer.
  • the assembly is irradiated with a carbon gas laser beam or an UV-YAG laser beam to form openings 21 a which reach the surface of copper sheet 8 , in first insulating layer 21 , in step S 19 , as shown in FIG. 15B. Since epoxy resin scum produced by the laser beam is deposited on the bottom of openings 21 a , such epoxy resin scum is then removed by a desmearing process.
  • Adhesive film 22 is applied to mask the entire surface of copper sheet 8 remote from first insulating layer 21 in step S 20 . As shown in FIG. 15C, therefore, first insulating layer 21 having openings 21 a aligned with the positions of BGA pads 5 to be formed subsequently is formed on one surface of copper sheet 8 , and the other surface of copper sheet 8 is entirely covered with adhesive film 22 .
  • an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over copper sheet 8 to etch the areas of copper sheet 8 which are exposed in openings 21 a in first insulating layer 21 , to a uniform depth, in step S 21 , as shown in FIG. 15D.
  • the etching depth is set by adjusting the etching time depending on the pitch and diameter of BGA pads 5 in semiconductor device 1 which will finally be completed.
  • an electroplating process is carried out using copper sheet 8 as a cathode, as with the first embodiment, producing BGA pads 5 comprising gold plated layer 14 , nickel plated layer 15 , and copper plated layer 16 , in step S 22 , as shown in FIG. 15E.
  • adhesive film 22 is then removed from copper sheet 8 in step S 23 .
  • a resin sheet with a copper foil which has an insulating resin layer having a thickness ranging from 35 to 80 ⁇ m and coated with an epoxy resin which is then partly cured, is placed on first insulating layer 21 and subjected to laminating press process.
  • the copper foil is then removed by a copper etching process, forming second insulating layer 23 in step S 24 , as shown in FIG. 16A.
  • two-layer insulating layer (interlayer insulating layer) 24 comprising first insulating layer 21 and second insulating layer 23 is constructed.
  • via holes 23 a are formed in second insulating layer 23 , and epoxy resin scum is.removed therefrom by a desmearing process.
  • an electric copper plating process is carried out to form a plated layer, which is patterned, producing vias 18 embedded in via holes 23 a and conductive layer 2 serving as circuits in step S 14 , as shown in FIG. 16C.
  • step S 15 semiconductor chip 6 connected to conductive layer 2 is mounted in place in step S 15 .
  • step S 16 copper sheet 8 is removed by chemical etching in step S 16 , and then solder balls 7 are mounted in place in step S 17 , as shown in FIG. 16E. In this manner, semiconductor device in a BGA package type is completed.
  • recesses 24 a are formed in two-layer insulating layer which comprises first insulating layer 21 and second insulating layer 23 .
  • the upper surface of BGA pad 5 projects upwardly from the bottom of recess 24 a in insulating layer 24 and is positioned lower than the upper surface of insulating layer 24 . Therefore, both the productivity of a process of mounting solder ball 7 and the bonding strength between solder ball 7 and BGA pad 5 are increased.
  • insulating layer 24 is excellently smooth in its entirety.
  • the surface of copper sheet 8 shown in FIG. 10A is polished in step S 1 , and as shown in FIG. 10B, etching resists 9 , 10 are laminated on respective opposite surfaces of copper sheet 8 in step S 2 .
  • etching resist 9 on one surface of copper sheet 8 is patterned in step S 3 .
  • the areas of copper sheet 8 which are not covered with etching resist 9 are etched to a uniform depth in step S 4 .
  • photosensitive etching resists 9 , 10 are removed in step S 5 .
  • step S 6 the entire surface of copper sheet 8 is etched again to remove overhanging edges 11 in step S 6 .
  • a copper roughening liquid comprising sulfuric acid, hydrogen peroxide, and alkylimidazole is applied to etch the surface of copper sheet 8 to a depth ranging from 1 to 2 ⁇ m, thus chemically roughening copper sheet 8 in step S 7 .
  • Copper sheet 8 is thus chemically roughened for increasing the intimate adhesion of permanent mask 25 to be formed in a next process.
  • Copper sheet 8 may be chemically roughened by a black oxide process or a brown oxide process.
  • Permanent mask resin 25 in a liquid phase is applied to one surface of copper sheet 8 by a spin coater.
  • PVI-500 (trade name) manufactured by Taiyo Ink Mfg. Co., Ltd., which is an alkali-developed photosensitive resin for forming a permanent mask, is applied to one surface of copper sheet 8 , and then the solvent is volatilized to reduce its thickness to 40 ⁇ m in step S 25 .
  • a mask film (not shown) having a pattern of circular openings aligned with the positions of BGA pads 5 to be formed subsequently is held against permanent mask resin 25 .
  • permanent mask resin 25 is exposed to an ultraviolet radiation, and processed in a development process by an aqueous solution of sodium carbonate, eluting unexposed areas of permanent mask resin 25 thereby to pattern permanent mask resin 25 to form openings 25 a in step S 26 .
  • permanent mask 25 having openings 25 a aligned with the positions of BGA pads 5 to be formed subsequently is formed on one surface of copper sheet 8 .
  • Adhesive film 22 is applied to mask the entire surface of copper sheet 8 remote from permanent mask 25 in step S 27 . As shown in FIG. 18C, therefore, permanent mask 25 having openings 25 a aligned with the positions of BGA pads 5 to be formed subsequently is formed on one surface of copper sheet 8 , and the other surface of copper sheet 8 is entirely covered with adhesive film 22 .
  • an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over copper sheet 8 to etch the areas of copper sheet 8 which are exposed in openings 25 a in permanent mask 25 , to a uniform depth, in step S 28 , as shown in FIG. 18D.
  • the etching depth is set by adjusting the etching time depending on the pitch and diameter of BGA pads 5 in semiconductor device 1 which will finally be completed.
  • an electroplating process is carried out using copper sheet 8 as a cathode, as with the first embodiment, producing BGA pads 5 comprising gold plated layer 14 , nickel plated layer 15 , and copper plated layer 16 , in step S 29 , as shown in FIG. 18E.
  • adhesive film 22 is then removed from copper sheet 8 in step S 30 .
  • a resin sheet with a copper foil which has an insulating resin layer having a thickness ranging from 35 to 80 ⁇ m and coated with an epoxy resin which is then partly cured, is placed on permanent mask 25 and subjected to laminating press process.
  • the copper foil is then removed by a copper etching process, forming upper insulating layer 26 in step S 31 , as shown in FIG. 19A.
  • two-layer insulating layer (interlayer insulating layer) 27 comprising permanent mask 25 and upper insulating layer 26 is constructed.
  • via holes 26 a are formed in upper insulating layer 26 , and epoxy resin scum is removed therefrom by a desmearing process.
  • an electric copper plating process is carried out to form a plated layer, which is patterned, producing vias 18 embedded in via holes 26 a and conductive layer 2 serving as circuits in step S 14 , as shown in FIG. 19C.
  • step S 15 semiconductor chip 6 connected to conductive layer 2 is mounted in place in step S 15 .
  • step S 16 copper sheet 8 is removed by chemical etching in step S 16 , and then solder balls 7 are mounted in place in step S 17 , as shown in FIG. 19E. In this manner, semiconductor device in a BGA package type is completed.
  • recesses 27 a are formed in two-layer insulating layer 27 which comprises permanent mask 25 and upper insulating layer 26 .
  • the upper surface of BGA pad 5 projects upwardly from the bottom of recess 27 a in insulating layer 27 and is positioned lower than the upper surface of insulating layer 27 . Therefore, both the productivity of a process of mounting solder ball 7 and the bonding strength between solder ball 7 and BGA pad 5 are increased.
  • insulating layer 27 is excellently smooth in its entirety. Since permanent mask 25 is patterned by photolithography, a number of openings 25 a for forming BGA pads 5 therein can easily be formed altogether.
  • the timing to remove adhesive film 22 is not limited to the illustrated timing, but may be anytime after the etching of copper sheet 8 in steps S 21 , S 28 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

To fabricate a semiconductor device, a pattern of recesses and lands is formed on a copper sheet as a matrix sheet, and BGA pads are formed on the lands on the copper sheet. An insulating layer is formed on the copper sheet to transfer the pattern of recesses and lands from the copper sheet to the insulating layer for thereby forming recesses in the insulating layer and placing BGA pads in the recesses in the insulating layer. Vias are formed through the insulating layer, and a conductive layer serving as circuits and interconnections is formed, the conductive layer being connected to the BGA pads by the vias. When the copper sheet is removed, the BGA pads are positioned within the recesses in the insulating layer. The BGA pads have surfaces positioned higher than the bottom of the recesses and lower than the surface of the insulating layer. A semiconductor chip is mounted on the conductive layer, and solder balls are joined to the BGA pads. Both the productivity of a process of mounting the solder balls and the bonding strength of the solder balls are increased.

Description

    BACKGROUND OF THE INVENTION
  • 1. Field of the Invention [0001]
  • The present invention relates to a board for mounting a semiconductor chip thereon, a method of fabricating such a board, a semiconductor device, and a method of fabricating such a semiconductor device, and more particularly to a semiconductor device in a BGA (Ball Grid Array) type package, a multilayer wiring board for use in such a semiconductor device, and methods of fabricating such a semiconductor device and such a multilayer wiring board. [0002]
  • 2. Description of the Related Art [0003]
  • Heretofore, boards for mounting semiconductor chips thereon to make up BGA-type semiconductor devices comprise a glass epoxy multilayer wiring board or a build-up multilayer wiring board which is produced by stacking conductive layers and insulating layers repeatedly on a support plate of metal and then removing the support plate. [0004]
  • The glass epoxy multilayer wiring board is made of an organic material having low heat resistance as a base material. Therefore, the glass epoxy multilayer wiring board is disadvantageous in that when heated, it is warped or distorted, presenting an obstacle to efforts to form fine interconnections in the fabrication of wiring boards and possibly reducing the reliability of connections over a long period of time after components have been mounted on the board. The build-up multilayer wiring board, which is designed to eliminate the above shortcomings, has a multilayer circuit constructed on one surface of a flat metal sheet according to a build-up process for eliminating possible causes of heat-induced warpages and distortions, thereby making it possible to produce fine interconnections in the fabrication process and to improve the reliability of connections over a long period of time. [0005]
  • A process of forming a BGA pad (electrode pad) on a metal sheet, thereafter producing a multilayer circuit according to a build-up process, and then removing the metal sheet is disclosed in Japanese laid-open patent publications Nos. 2001-36238, 2001-44578, 2001-44583, and 2001-44589. According to a BGA package fabrication process (see FIGS. 1A and 1B of the accompanying drawings) disclosed in the above publications, after [0006] BGA pads 31 are formed on a metal sheet (not shown), conductive layer 32 is formed on BGA pads 31, and then insulating layer 33 is formed on conductive layer 32 and metal sheet, after which via 34 is formed through insulating layer 33. Although not shown, a semiconductor chip such as an LSI chip or the like is mounted on via 34, after which the metal sheet is removed. Conductive layer 32 includes connection terminals 32 a positioned directly above BGA pads 31 and having an area greater than BGA pads 31, and interconnections 32 b extending from connection terminals 32 a to via 34.
  • With the structure shown in FIGS. 1A and 1B, since [0007] conductive layer 32 is formed directly over BGA pads 31, interconnections 32 b connected through via 32 to the semiconductor chip are located in limited positions so as not to be short-circuited to other BGA pads 31. Thus, the interconnections cannot be formed over many other BGA pads 31, and should be formed in those areas which are free of other BGA pads 31. The interconnections are also required to be kept out of contact with other connection terminals 32 a. As a result, interconnections 32 b individually connecting from a plurality of BGA pads 31 forming columns to the semiconductor chip cannot be packed in a high density. Specific examples of formed patterns of interconnections 32 b which represent the numbers of columns of BGA pads 31 and corresponding interconnections 32 b are shown in Table 1 below. BGA pads 31 have a diameter of 250 μm and are spaced by a pitch of 0.5 mm, and via 34 has a diameter of 75 μm.
    TABLE 1
    Max. number of in- Width and spacing
    Number of columns terconnections be- of interconnec-
    of BGA pads tween pads tions
    2 1 50 μm
    4 3 27 μm
    6 5 19 μm
    9 8 12 μm
  • As shown in Table 1, as the number of columns of [0008] BGA pads 31 increases, the width and spacing of interconnections 32 b decrease. Since the fabrication process suffers limitations that make it impossible to form interconnections 32 whose width and spacing are 20 μm or less, the number of actually available columns of BGA pads 31 is limited to five or less.
  • Multilayer interconnection boards for BGA packages are required to meet two requirements about the productivity of a solder ball mounting process and the bonding strength of solder balls. These two requirements will be described in detail below. [0009]
  • The productivity of a solder ball mounting process refers to the accuracy of a process of placing solder balls [0010] 35 (see FIGS. 2A through 2C of the accompanying drawings) on BGA pad 31. In this process, solder balls 35 are placed on BGA pad 31 coated with a flux or a solder paste and arrayed, after which solder balls 35 are joined to BGA pad 31 by reflow heating. When solder balls 35 are subjected to reflow heating, solder balls 35 may possibly move due to different flux quantities and different flux activity levels on BGA pad 31, resulting in soldering failures such that adjacent solder balls 35 may join each other and fall off BGA pad 31.
  • The bonding strength of solder balls refers to the reliability of connections over a long period of time after the semiconductor device in the BGA package is mounted on another board. The bonding between [0011] BGA pad 31 and solder balls 35 may possibly become unreliable owing to the difference between the coefficient of thermal expansion of the semiconductor device and the coefficient of thermal expansion of the board on which the semiconductor device is mounted. Particularly, BGA package semiconductor devices of more pins and greater outer profiles tend to have smaller solder bonding strength and suffer more solder joint cracking.
  • Generally, as shown in FIGS. 2A through 2C, the surface of [0012] BGA pad 31 on the multilayer wiring board may be positioned in three different ways with respect to the surface of insulating layer 33. These three different ways shown in FIGS. 2A through 2C provide respective different properties shown in Table 2.
    TABLE 2
    Position of sur- Productivity of
    face of BGA pad solder ball mount- Bonding strength
    (FIGS.) ing process of solder balls
    Lower than insu- ◯ X
    lating layer sur-
    face (FIG. 2A)
    Lying flush with X X
    insulating layer
    surface (FIG. 2B)
    Higher than insu- X ◯
    lating layer sur-
    face (FIG. 2C)
  • As shown in FIG. 2A, if the surface of [0013] BGA pad 31 is lower than the surface of insulating layer 33, then since solder ball 35 is held in position in a reflow process, the productivity of the solder ball mounting process is high and the yield is increased. However, solder ball 35 is joined to only the principal surface of BGA pad 31, the area of contact between BGA pad 31 and solder ball 35, i.e., the joining area therebetween, is small, and hence the bonding strength of solder ball 35 is small, tending to cause cracking in the joint. As shown in FIG. 2C, if the surface of BGA pad 31 is higher than the surface of insulating layer 33, then because solder ball 35 is joined to not only the principal surface of BGA pad 31, but also side surfaces thereof, the joining area between BGA pad 31 and solder ball 35 is large, and the bonding strength of solder ball 35 is large, making it difficult to cause cracking in the joint. However, since solder ball 35 is not held stably in position but is liable to move in the reflow process, the productivity of the solder ball mounting process is low. As shown in FIG. 2B, if the surface of BGA pad 31 lies flush with the surface of insulating layer 33, then the productivity of the solder ball mounting process is low and the bonding strength of solder ball 35 is small. With either one of the bonding patterns shown in FIGS. 2A through 2C, it is impossible to simultaneously meet the requirements about both the productivity of the solder ball mounting process and the bonding strength of solder ball 35.
  • According to the process of fabricating multilayer wiring boards, BGA [0014] pad 31 is formed on flat insulating layer 3. Therefore, solder resist 36 (see FIGS. 3A through 3C of the accompanying drawings) may be formed on insulating layer 33 to provide a desired surface configuration around BGA pad 31.
  • FIG. 3A shows a so-called over-resist structure in which the surface of solder resist [0015] 36 is higher than the surface of BGA pad 31. In the over-resist structure, BGA pad 31 has its outer periphery covered with solder resist 36. Until solder ball 35 is fixed after it is mounted in position in the reflow process, solder ball 35 is not displaced, and BGA pad 31 and insulating layer 33 lying therebeneath are held in intimate contact with each other. The productivity of the solder ball mounting process is good, but the bonding strength of solder ball 35 is poor. FIG. 3B shows a so-called non-over-resist structure (normal resist structure) in which solder resist 36 does not cover the surface of BGA pad 31. In the non-over-resist structure, the solder flows around the side surfaces of BGA pad 31 to join solder ball 35 as mentioned above. Though the bonding strength of solder ball 35 is high, the BGA pad 31 and insulating layer 33 are not held in intimate contact with each other, with the result that the productivity of the solder ball mounting process is poor.
  • Japanese laid-open patent publication No. 2001-230513 discloses a partial combination of the over-resist and non-over-resist structures in which solder resist [0016] 36 has an elliptical opening defined therein.
  • Japanese laid-open patent publication No. 2001-230339 reveals an over-resist structure in which a criss-cross recess is defined in [0017] BGA pad 31 for increasing the bonding strength according to the soldering process.
  • Japanese laid-open patent publication No. 11-54896 shows an over-resist structure in which only a portion of solder resist [0018] 36 which extends around BGA pad 31 is removed to the height of the surface of BGA pad 31 or lower by laser ablation, so that BGA pad 31 has a lower portion surrounded by solder resist 36 and an upper portion bonded to solder ball 35.
  • All the above disclosed structures are based on the arrangement that solder resist [0019] 36 is formed on insulating layer 33. The laminated assembly of such different materials suffers a strain caused by stresses. Specifically, since strains concentrate on the corners of the interface between layers 33, 36, the assembly tends to cause fractures such as cracking due to shocks imposed when the assembly falls by gravity and hits a hard object or thermal shocks. Even if solder resist 36 and insulating layer 33 lying therebeneath are of one organic material, they are liable to be broken apart because the organic material develop different mechanical properties depending on the thermal hysteresis. It is preferable that solder resist 36 and insulating layer 33 be not separate from each other, but formed of the same material according to the same process.
    • SUMMARY OF THE INVENTION
  • It is an object of the present invention to provide a board for mounting a semiconductor chip thereon and a semiconductor device, which can meet requirements about the productivity of a solder ball mounting process and the bonding strength of solder balls, can easily be fabricated, have a small tendency to break, and allow a number of BGA pads to be arranged in a high density, and methods of fabricating such a board for mounting a semiconductor chip thereon and such a semiconductor devica.board for mounting a semiconductor chip thereon according to the present invention has an insulating layer, an electrode pad mounted on one surface of the insulating layer, a conductive layer mounted on an opposite surface of the insulating layer, and a via extending through the insulating layer and connecting the electrode pad and the conductive layer to each other. The electrode pad is disposed in a recess defined in the insulating layer, and has a surface positioned higher than the bottom of the recess and lower than the surface of the insulating layer. [0020]
  • With the above arrangement, when a solder ball is placed on the electrode pad, since the solder ball is stably held in the recess in the insulating layer, the productivity of a process of mounting the solder ball is high. Furthermore, because the solder ball is joined to cover the upper surface and side surfaces of the electrode pad, the bonding strength of the solder ball is high, and particularly, resistance against lateral stress is high. The board according to the present invention can be fabricated with ease at a low cost, and is less liable to be broken by strains due to stresses. Since the conductive layer is formed over the electrode pad with the insulating layer interposed therebetween, interconnections provided by the conductive layers may be positioned with greater freedom, and many interconnections may be provided on the board, allowing a plurality of electrode pads to be packed in a high density. [0021]
  • The recess in the insulating layer should preferably be formed by transferring a pattern of recesses and lands from a matrix sheet to the insulating layer. The matrix sheet should preferably be a metal sheet. [0022]
  • The electrode pad is highly stable in position if it is partly embedded in the insulating layer. [0023]
  • A semiconductor device according to the present invention has a board for mounting a semiconductor chip thereon as described above, a semiconductor chip connected to the conductive layer, and a solder ball joined to the electrode pad. The solder ball is placed in the recess in the insulating layer. [0024]
  • A method of fabricating a board for mounting a semiconductor chip thereon according to the present invention comprises the steps of forming a pattern of recesses and lands on a surface of a matrix sheet, forming an electrode pad on the surface of the matrix sheet, forming an insulating layer in covering relation to the surface of the matrix sheet, forming a via through the insulating layer, forming a conductive layer on a surface of the insulating layer remote from the matrix sheet, the conductive layer being connected to the electrode pad through the via, and removing the matrix sheet. The pattern of recesses and lands is transferred from the matrix sheet to a surface of the insulating layer for thereby forming a recess in the insulating layer and placing the electrode pad in the recess, the electrode pad having a surface positioned higher than the bottom of the recess and lower than the surface of the insulating layer; [0025]
  • The above method uses the matrix sheet as a reversal pattern of the insulating layer for easily forming the insulating layer of a complex shape including the recess. [0026]
  • When the electrode pad is formed, it should preferably be formed on a land of the matrix sheet, and placed in the recess in the insulating layer upon transfer of the pattern of recesses and lands from the matrix sheet to the insulating layer. [0027]
  • The matrix sheet should preferably be a metal sheet. [0028]
  • When the electrode pad is placed in the recess in the insulating layer, the electrode pad should preferably be embedded partly in the insulating layer. [0029]
  • A method of fabricating a semiconductor device according to the present invention comprises the steps of the method of fabricating a semiconductor chip thereon as described above, mounting a semiconductor chip on the conductive layer, and joining a solder ball to the electrode pad after the matrix sheet is removed. Preferably, the solder ball is placed in the recess in the insulating layer. [0030]
  • The above and other objects, features, and advantages of the present invention will become apparent from the following description with reference to the accompanying drawings which illustrate examples of the present invention.[0031]
    • BRIEF DESCRIPTION OF THE DRAWINGS
  • FIG. 1A is an enlarged fragmentary cross-sectional view showing interconnections of a circuit layer on a conventional board for mounting a semiconductor chip thereon; [0032]
  • FIG. 1B is an enlarged plan view of the interconnections shown in FIG. 1A; [0033]
  • FIGS. 2A through 2C are enlarged fragmentary cross-sectional views each showing the relationship between a semiconductor chip, an insulating layer, and a solder ball in a conventional semiconductor device; [0034]
  • FIG. 3A is an enlarged fragmentary cross-sectional view showing an over-resist structure of a conventional semiconductor device; [0035]
  • FIG. 3B is an enlarged fragmentary cross-sectional view showing a non-over-resist structure of a conventional semiconductor device; [0036]
  • FIG. 4 is a cross-sectional view of a semiconductor device according to the present invention; [0037]
  • FIG. 5 is a cross-sectional view of a board for mounting a semiconductor chip thereon according to the present invention; [0038]
  • FIG. 6A is a plan view of a BGA pad forming surface of the board shown in FIG. 5; [0039]
  • FIG. 6B is an enlarged fragmentary perspective view of the BGA pad forming surface shown in FIG. 6A; [0040]
  • FIG. 6C is an enlarged fragmentary cross-sectional view of the BGA pad forming surface shown in FIG. 6A; [0041]
  • FIG. 6D is an enlarged fragmentary cross-sectional view of the BGA pad forming surface with a solder ball mounted thereon shown in FIG. 6A; [0042]
  • FIG. 7 is a cross-sectional view of a multilayer board for mounting a semiconductor chip thereon according to the present invention; [0043]
  • FIG. 8A is an enlarged fragmentary cross-sectional view of a board for mounting a semiconductor chip thereon according to the present invention; [0044]
  • FIG. 8B is an enlarged plan view showing interconnections of a circuit layer on the board shown in FIG. 8A; [0045]
  • FIG. 9 is a flowchart of a method of fabricating a semiconductor device according to a first embodiment of the present invention; [0046]
  • FIGS. 10A through 10E are cross-sectional views illustrative of former steps of methods of fabricating a semiconductor device according to first through third embodiments of the present invention; [0047]
  • FIGS. 11A through 11C are cross-sectional views illustrative of an overhanging edge removal process of the methods of fabricating a semiconductor device according to the first through third embodiments of the present invention; [0048]
  • FIGS. 12A through 12E are cross-sectional views illustrative of middle steps of the method of fabricating a semiconductor device according to the first embodiment of the present invention; [0049]
  • FIGS. 13A through 13E are cross-sectional views illustrative of latter steps of the method of fabricating a semiconductor device according to the first embodiment of the present invention; [0050]
  • FIG. 14 is a flowchart of the method of fabricating a semiconductor device according to the second embodiment of the present invention; [0051]
  • FIGS. 15A through 15F are cross-sectional views illustrative of middle steps of the method of fabricating a semiconductor device according to the second embodiment of the present invention; [0052]
  • FIGS. 16A through 16E are cross-sectional views illustrative of latter steps of the method of fabricating a semiconductor device according to the second embodiment of the present invention; [0053]
  • FIG. 17 is a flowchart of the method of fabricating a semiconductor device according to the third embodiment of the present invention; [0054]
  • FIGS. 18A through 18F are cross-sectional views illustrative of middle steps of the method of fabricating a semiconductor device according to the third embodiment of the present invention; and [0055]
  • FIGS. 19A through 19E are cross-sectional views illustrative of latter steps of the method of fabricating a semiconductor device according to the third embodiment of the present invention.[0056]
    • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • FIG. 4 shows in cross [0057] section semiconductor device 1 according to the present invention, and FIG. 5 shows in cross section board 4 for mounting a semiconductor chip thereon according to the present invention.
  • As shown in FIG. 5, [0058] board 4 for mounting a semiconductor chip thereon according to the present invention has a multilayer wiring board comprising a laminated assembly of conductive layer (circuit layer) 2 and insulating layer (interlayer insulating layer) 3, and a plurality of BGA pads (electrode pads) 5 formed on the multilayer wiring board. BGA pads 5 are formed on only one surface of insulating layer 3, and conductive layer 2 and BGA pads 5 are connected to each other by vias 18 extending through insulating layer 3. Insulating layer 3 has recesses 3 a defined therein for accommodating BGA pads 5 therein. BGA pads 5 placed in respective recesses 3 a project from the bottom of recesses 3 a, and have base portions embedded in insulating layer 3. As shown in FIGS. 6A through 6D in which BGA pads 5 are shown as facing upwardly, BGA pad 5 has an upper surface positioned lower than the upper surface of insulating layer 3 and higher than the bottom of recess 3 a which surrounds BGA pad 5. A gap is present between the outer peripheral edge of BGA pad 5 and the inner peripheral edge of recess 3 a.
  • As shown in FIG. 4, [0059] semiconductor chip 6 is mounted on the surface of board 4 which is opposite to the surface thereof on which BGA pads 5 are formed. Solder balls 7 are joined to respective BGA pads 5. Semiconductor device 1 for being mounted on another board is thus completed. As shown in FIG. 4, semiconductor chip 6 is connected to BGA pads 5 by bumps 6 a, and is sealed by underfilled resin 20 and molded resin 19. Although not described in detail, conductive layers 2 have various circuits and interconnections disposed therein.
  • To fabricate [0060] semiconductor device 1, metal sheet 8 (see FIGS. 10A through 13D) having a reverse pattern of recesses and lands is used as a matrix sheet. For example, etching resist 9 (see FIGS. 10B through 10D) for forming a mold for insulating layer 3 is formed on copper sheet 8 by photolithography. After copper sheet 8 is etched, etching resist 9 is removed. Plating resist 12 (see FIGS. 12A through 12D) for forming a pattern of BGA pads 5 is formed on copper sheet 8 by photolithography, and copper sheet 8 is etched to form a pattern of recesses and lands which are a reversal of insulating layer 3, on copper sheet 8. Then, gold, nickel, and copper are electroplated, in the order named, to form BGA pads 5 on copper sheet 8, after which plating resist 12 is removed. An insulating resin is thermally pressed against copper sheet 8 by a vacuum laminator or heated and pressed by a laminating press maschine, thus forming insulating layer 3 which is cured. At this time, copper sheet 8 is used as a mold to transfer the pattern of recesses and lands to insulating layer 3. Via holes 17 (see FIG. 13B) for connecting between layers are formed in insulating layer 3 by a laser beam. After copper is plated in via holes 17 and on the surface of insulating layer 3, the insulating layer 3 is etched to form vias 18 and conductive layers (circuits and interconnections) 2. Semiconductor chip 6 is mounted in connection to conductive layers 2, after which copper sheet 8 is chemically etched away to expose BGA pads 5. Then, solder balls 7 are mounted, providing a BGA package. Actually, as shown in 7, board 4 for mounting a semiconductor chip thereon is often constructed as a multilayer wiring board comprising an alternate assembly of insulating layers 3 and conductive layers 2. However, board 4 mounting a semiconductor chip thereon is shown and described herein as having single insulating layer 3 and single conductive layer 2 for the sake of brevity.
  • With [0061] board 4 mounting a semiconductor chip thereon and semiconductor device 1, as shown in FIGS. 4 through 6D, BGA pad 5 is formed inside recess 3 a in insulating layer 3. When BGA pad 5 is shown as facing upwardly, the upper surface of BGA pad 5 projects upwardly from the bottom of recess 3 a in insulating layer 3 and is positioned lower than the upper surface of insulating layer 3. BGA pad 5 has a lower portion embedded in insulating layer 3. With this arrangement, during a process of mounting solder ball 7 on BGA pad 5, solder ball 7 is stably held in recess 3 a that is positioned around BGA pad 5. Therefore, when the assembly is heated for a reflow process, solder ball 7 is prevented from moving. As a result, a soldering failure is less likely to happen, and the productivity of a process of mounting solder ball 7 is increased.
  • As shown in FIGS. 6A through 6D, since the upper surface of [0062] BGA pad 5 is higher than the bottom of recess 3 a in insulating layer 3, when solder ball 7 is joined, it can be soldered in covering relation to not only the upper surface of BGA pad 5 but also a portion of the side surfaces thereof. Therefore, the bonding strength between solder ball 7 and BGA pad 5 is high, and they are connected to each other highly reliably.
  • According to the above fabrication process, insulating [0063] layer 3 is formed on metal sheet 8 which is used as a matrix sheet having a reverse pattern of recesses and lands. Therefore, a pattern of recesses and lands transferred from metal sheet 8 is formed on the surface of insulating layer 3 on which BGA pads 5 are to be formed. Therefore, the board 4 for mounting a semiconductor chip thereon can easily be fabricated while meeting requirements about both the productivity of the process of mounting solder balls 7 and the bonding strength of BGA pads 5.
  • In the conventional structure shown in FIGS. 1A and 1B, since [0064] conductive layer 32 is formed directly over BGA pads 31, interconnections 32 b suffer large positional limitations and cannot be packed in a high density. In order to fabricate interconnections 32 b in the examples shown in Table 1, the number of actually available columns of BGA pads 31 has been limited to five or less.
  • According to the present invention, as shown in FIGS. 8A and 8B, [0065] conductive layers 2 are formed over BGA pads 5 with insulating layer 3 interposed therebetween, and insulating layer 3 and conductive layers 2 are connected to each other by vias 18. Accordingly, conductive layers 2 extending from a number of BGA pads 5 to semiconductor chip 6 can be formed in a wide area except for small-diameter vias 18. While a number of interconnections 32 b have to be placed in a small area except largediameter connection terminals 32 a and BGA pads 31 in the conventional arrangement shown in FIGS. 1A and 1B, the interconnections can be placed in a much wider area according to the-present invention, as shown in FIGS. 8A and 8B. According to the present invention, therefore, the board 4 has an excellent ability to accommodate interconnections, and allows much more BGA pads 5 to be formed in a higher density than the conventional arrangement.
  • Specific examples of formed patterns of interconnections which represent the numbers of columns of [0066] BGA pads 5 and corresponding interconnections are shown in Table 3 below. As with the conventional details (Table 1), BGA pads 5 have a diameter of 250 μm and are spaced by a pitch of 0.5 mm, but vias 18 have a diameter of 150 μm.
    TABLE 3
    Max. number of in- Width and spacing
    Number of columns terconnections be- of interconnec-
    of BGA pads tween pads tions
    2 1 117 μm 
    4 3 50 μm
    6 5 32 μm
    9 8 20 μm
  • As shown in Table 3, as the number of columns of [0067] BGA pads 5 increases, the width and spacing of interconnections decrease. However, even if the number of columns of BGA pads 5 is 9, the width and spacing of interconnections are 20 μm, so that they can be formed by a conventional process. Further, when the numbers of columns of BGA pads and interconnections are the same as those of prior art, the width and spacing of interconnections can be formed wider, so that the yield is improved.
  • Methods of fabricating [0068] semiconductor device 1 according to the present invention will be described below in specific details.
    • 1st EMBODIMENT
  • A method of fabricating [0069] semiconductor device 1 shown in FIGS. 4 and 6A through 6D according to a first embodiment of the present invention will be described below with reference to FIGS. 9 and 10A through 13E.
  • Metal sheet [0070] 8 (see FIG. 8) for use as a matrix sheet for insulating layer 3 is prepared. For example, a metal sheet KFC (trade name, thickness 0.25 mm) manufactured by Kobe Steel, which is a copper sheet according to U.S. CDA standard C19210, is prepared. Metal sheet 8 is not limited to the material and thickness described above. Metal sheet 8 may be any metal sheet insofar as it is a good electric conductor for use as a cathode in a subsequent plating process, can be chemically dissolvable by an etchant, and can serve as a support plate for stacking insulating layer 3 and conductive layer 2 thereon. Metal sheet 8 may be a steel sheet, a nickel sheet, a stainless steel sheet, a sheet of an alloy of these metals, or a sheet plated with these metals, other than a copper sheet. The thickness of metal sheet 8 may be selected in a range from 0.05 to 1.0 mm depending on the size of a semiconductor device to be fabricated.
  • The surface of [0071] copper sheet 8 is polished by a buff roll in step Si (see FIG. 9). The surface of copper sheet 8 is polished for removing dirt from the surface of copper sheet 8 thereby to cleanse the same and also for increasing the intimate adhesion of photosensitive etching resists 9, 10 to prevent an etchant from seeping in. The surface of copper sheet 8 may be polished by a brush or a chemical polishing process such as soft etching, instead of a buff roll.
  • Then, as shown in FIG. 10B, etching resists [0072] 9, 10 are laminated on respective opposite surfaces of copper sheet 8 in step S2. Etching resists 9, 10 may be Liston FX125 (trade name, thickness 25 μm) manufactured by DuPont MRC Dry Film or Photech H-N150 (trade name, thickness 50 μm) manufactured by Hitachi Chemical, which is an alkali-developed photosensitive etching resist. The thickness of etching resists 9, 10 should be in the range from 15 to 50 μm. Thinner etching resists 9, 10 provide a better imaging accuracy, and thicker etching resists 9, 10 are less susceptible to damage and foreign object and can be handled with greater ease.
  • A mask film (not shown) having a pattern of circular openings aligned with the positions of [0073] BGA pads 5 to be formed subsequently is held against etching resist 9 on one surface of copper sheet 8, and no mask film is held against etching resist 10 on the other surface of copper sheet 8. Then, etching resists 9, 10 are exposed to an ultraviolet radiation. Then, etching resists 9, 10 are processed in a development process by an aqueous solution of sodium carbonate, eluting unexposed areas thereby to pattern etching resist 9 in step S3. As shown in FIG. 10C, only the areas on one surface of copper sheet 8 which are aligned with the positions of BGA pads 5 to be formed subsequently are covered with etching resist 9, whereas the entire other surface of copper sheet 8 is covered with etching resist 10. The size of the remaining areas of etching resist 9 depends on the pitch and diameter of BGA pads 5. Examples of preferable combinations of pitches and diameters are shown in Table 4 below.
    TABLE 4
    Pitch of BGA 0.5 μm 0.4 μm  0.3 μm
    pads
    Diameter of 0.25 μm  0.2 μm 0.15 μm
    BGA pads
    Diameter of 0.3 μm 0.24 μm  0.18 μm
    remaining areas
    of etching
    resist
    Diameter of 0.25 μm  0.2 μm 0.15 μm
    openings
    Diameter of 0.3 μm 0.24 μm  0.18 μm
    solder balls
  • Then, an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over [0074] copper sheet 8 to etch the areas of copper sheet 8 which are not covered with etching resist 9, to a uniform depth in step S4. Usually, those areas of copper sheet 8 are etched to a depth ranging from 10 to 30 μm. The etching depth may be changed by changing the etching time depending on the pitch and diameter of BGA pads 5 in semiconductor device 1 which will finally be completed. The etchant may be an aqueous solution of cupric chloride and hydrochloric acid which are mixed together, an aqueous solution of persulfates, an aqueous solution of sulfuric acid and hydrogen peroxide, or an alkaline aqueous solution of cuprammonium complex ions.
  • As shown in FIG. 10E, photosensitive etching resists [0075] 9, 10 are removed from copper sheet 8 by an aqueous solution of sodium hydroxide in step S5.
  • Then, an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over [0076] copper sheet 8 to etch again the entire surface of copper sheet 8 to a depth ranging from 0.1 to 5 μm, thereby removing overhanging edges 11 produced on copper sheet 8 at the ends of the resist by etching, and eliminating sharp corners on the surface of copper sheet 8 in step S6. Specifically, when copper sheet 8 is etched in step S4, portions of copper sheet 8 covered with etching resist 9 are slightly removed by the etchant, as shown in FIG. 1A. However, portions of copper sheet 8 which are held in intimate contact with etching resist 9 remain unremoved as overhanging edges 11. When etching resist 9 is removed in step S5, overhanging edges 11 remain as sharp corners as shown in FIG. 11B. If insulating layer 3 were formed using such copper sheet 8 as a matrix sheet, then the sharp corners would be transferred to insulating layer 3. To remove the sharp corners, as shown in FIG. 11C, copper sheet 8 is etched again to remove overhanging edges 11 to eliminate sharp corners from the surface of copper sheet 8. In this manner, sharp corners will not be transferred to insulating layer 3 in a subsequent process. As shown in FIG. 11C, it is preferable to etch copper sheet 8 such that the corners on the surface of copper sheet 8 which are left after removal of overhanging edges 11 will be rounded to a radius of curvature ranging from 1 to 5 μm.
  • Then, a copper roughening liquid comprising sulfuric acid, hydrogen peroxide, and alkylimidazole is applied to etch the surface of [0077] copper sheet 8 to a depth ranging from 1 to 2 μm, thus chemically roughening copper sheet 8 in step S7. Copper sheet 8 is thus chemically roughened for increasing the intimate adhesion of plating-resist photosensitive films 12, 13 to be formed in a next process thereby to present a plating liquid from seeping in.
  • Then, as shown in FIG. 12A, plating-resist [0078] photosensitive films 12, 13 are laminated on respective opposite surfaces of copper sheet 8 in step S8. Photosensitive films 12, 13 may be Photech H-N640 (trade name, thickness 40 μm) manufactured by Hitachi Chemical. A mask film (not shown) having a pattern of circular openings aligned with the positions of BGA pads 5 to be formed subsequently is held against photosensitive film 12 on one surface of copper sheet 8, and no mask film is held against photosensitive film 13 on the other surface of copper sheet 8. Then, photosensitive films 12, 13 are exposed to an ultraviolet radiation. Then, photosensitive films 12, 13 are processed in a development process by an aqueous solution of sodium carbonate, eluting unexposed areas of photosensitive film 12 thereby to pattern photosensitive film 12 to form openings 12 a in step S9. As shown in FIG. 12B, plating resist (photosensitive film 12) having openings 12 a aligned with the positions of BGA pads 5 to be formed subsequently is formed on one surface of copper sheet 8, whereas the entire other surface of copper sheet 8 is covered with plating resist 13. The size of the openings 12 a depends on the pitch and diameter of BGA pads 5. Examples of preferable combinations of pitches and diameters are shown in Table 4 above.
  • Then, an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over [0079] copper sheet 8 to etch the areas of copper sheet 8 which are exposed in openings 12 a, to a uniform depth in step S10. Usually, those areas of copper sheet 8 are etched to a depth ranging from 5 to 15 μm. The etching depth may be changed by changing the etching time depending on the pitch and diameter of BGA pads 5 in semiconductor device 1 which will finally be completed.
  • Then, an electroplating process is carried out using [0080] copper sheet 8 as a cathode. First, copper sheet 8 is degreased, subjected to gold strike plating, and then eletroplated in a pure gold plating bath to form gold plated layer 14 having a thickness ranging from 1 to 2 μm. Then, copper sheet 8 is electroplated in a nickel sulfamate bath to form nickel plated layer 15 having a thickness ranging from 2 to 5 μm. Finally, copper sheet 8 is electroplated in a copper sulfate bath to deposit copper plated layer 16 having a thickness ranging from 10 to 25 μm, thus forming BGA pads 5 as shown in FIG. 12D in step S11.
  • Then, plating resists (photosensitive films) [0081] 12, 13 are removed from copper sheet 8 by an aqueous solution of sodium hydroxide in step S12, as shown in FIG. 12E.
  • Then, a previously prepared resin sheet with a copper foil, which has an insulating resin layer having a thickness ranging from 35 to 80 μm and coated with an epoxy resin which is then partly cured, is placed on [0082] copper sheet 8 and laminated by a vacuum hydraulic press. The copper foil is then removed by a known copper etching process, forming insulating layer 3 in step S13, as shown in FIG. 13A. Insulating layer 3 is not limited to a layer produced from a resin sheet with a copper foil. Instead of a resin sheet with a copper foil, a prepreg and a copper foil may be subjected to laminating press process, and then the copper foil may be etched. Alternatively, an insulating resin sheet may be laminated in a vacuum and then hot cured into an insulating layer.
  • Then, the assembly is irradiated with a carbon gas laser beam or an UV-YAG laser beam to form via [0083] holes 17 in insulating layer 3, as shown in FIG. 13B. Since epoxy resin scum produced by the laser beam is deposited on the bottom of via holes 17, such epoxy resin scum is then removed by a desmearing process. Using copper sheet 8 as a cathode, an electric copper plating process is carried out to form a plated layer, which is patterned according to a known semiadditive process, thus producing vias 18 embedded in via holes 17 and conductive layer 2 serving as circuits in step S14, as shown in FIG. 13C. Alternatively, after an electric copper plating process is carried out using copper sheet 8 as a cathode, a pattern may be formed according to a known subtractive process
  • Although not shown in detail, steps S[0084] 13, S14 may be repeated to form a multilayer wiring board comprising a plurality of alternately arranged insulating layers 3 and conductive layers 2.
  • Then, as shown in FIG. 13D, [0085] semiconductor chip 6 connected to conductive layer 2 is mounted in place in step S15. Specifically, while bumps 6 a of semiconductor chip 6 are being connected to conductive layer 2, underfilled resin 20 and molded resin 19 are poured and cured to seal semiconductor chip 6.
  • Thereafter, as shown in FIG. 13E, [0086] copper sheet 8 is removed by chemical etching in step S16, thus exposing BGA pads 5. Finally, solder balls 7 are mounted for connection with another board in step S17. In this manner, semiconductor device 1 in a BGA package type as shown in FIG. 4 is completed.
  • In the present embodiment, overhanging edges on the surface of [0087] metal sheet 8 are removed to eliminate sharp corners therefrom. Therefore, insulating layer 3 formed using metal sheet 8 as a matrix sheet is free of sharp corners. Accordingly, semiconductor device 1 is protected from damage or fracture which would otherwise be caused by stresses concentrate on such sharp corners. As insulating layer 3 has a gently curved surface, any stresses applied are distributed and lessened. Since insulating layer 3 is not divided into a solder resist and an insulating layer lying therebeneath and is made of the same material according to the same process, insulating layer 3 is not damaged by strains due to stresses, is of a simple structure, and can be manufactured at a low cost. Since plating resist 12 is patterned by photolithography, a number of openings 12 a for forming BGA pads 5 therein can easily be formed altogether.
    • 2nd EMBODIMENT
  • A method of fabricating [0088] semiconductor device 1 according to a second embodiment will be described below with reference to FIGS. 10A through 10E, 11A through 11C, 14, 15A through 15F, and 16A through 16E. Those steps which are identical to those of the method according to the first embodiment will be described only briefly.
  • As with the first embodiment, the surface of [0089] copper sheet 8 shown in FIG. 10A is polished in step S1, and as shown in FIG. 10B, etching resists 9, 10 are laminated on respective opposite surfaces of copper sheet 8 in step S2. As shown in FIG. 10C, etching resist 9 on one surface of copper sheet 8 is patterned in step S3. Then, as shown in FIG. 10D, the areas of copper sheet 8 which are not covered with etching resist 9 are etched to a uniform depth in step S4. Then, as shown in FIG. 10E, photosensitive etching resists 9, 10 are removed.in step S5. Then, as shown in FIGS. 11A through 11DC, the entire surface of copper sheet 8 is etched again to remove overhanging edges 11 in step S6. A copper roughening liquid comprising sulfuric acid, hydrogen peroxide, and alkylimidazole is applied to etch the surface of copper sheet 8 to a depth ranging from 1 to 2 μm, thus chemically roughening copper sheet 8 in step S7. Copper sheet 8 is thus chemically roughened for increasing the intimate adhesion of first insulating layer 21 to be formed in a next process. Copper sheet 8 may be chemically roughened by a black oxide process or a brown oxide process.
  • Then, a previously prepared resin sheet with a copper foil, which has an insulating resin layer having a thickness ranging from 35 to 80 μm and coated with an epoxy resin which is then partly cured, is placed on [0090] copper sheet 8 and laminated by a vacuum hydraulic press. The copper foil is then removed by a known copper etching process, forming first insulating layer 21 in step S18, as shown in FIG. 15A. First insulating Layer 21 is not limited to a layer produced from a resin sheet with a copper foil. Instead of a resin sheet with a copper foil, a prepreg and a copper foil may be subjected to laminating press process, and then the copper foil may be etched. Alternatively, an insulating resin sheet may be laminated in a vacuum and then hot cured into an insulating layer.
  • Then, the assembly is irradiated with a carbon gas laser beam or an UV-YAG laser beam to form [0091] openings 21 a which reach the surface of copper sheet 8, in first insulating layer 21, in step S19, as shown in FIG. 15B. Since epoxy resin scum produced by the laser beam is deposited on the bottom of openings 21 a, such epoxy resin scum is then removed by a desmearing process.
  • [0092] Adhesive film 22 is applied to mask the entire surface of copper sheet 8 remote from first insulating layer 21 in step S20. As shown in FIG. 15C, therefore, first insulating layer 21 having openings 21 a aligned with the positions of BGA pads 5 to be formed subsequently is formed on one surface of copper sheet 8, and the other surface of copper sheet 8 is entirely covered with adhesive film 22.
  • Then, an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over [0093] copper sheet 8 to etch the areas of copper sheet 8 which are exposed in openings 21 a in first insulating layer 21, to a uniform depth, in step S21, as shown in FIG. 15D. The etching depth is set by adjusting the etching time depending on the pitch and diameter of BGA pads 5 in semiconductor device 1 which will finally be completed.
  • Then, an electroplating process is carried out using [0094] copper sheet 8 as a cathode, as with the first embodiment, producing BGA pads 5 comprising gold plated layer 14, nickel plated layer 15, and copper plated layer 16, in step S22, as shown in FIG. 15E. As shown in FIG. 15F, adhesive film 22 is then removed from copper sheet 8 in step S23.
  • Then, a resin sheet with a copper foil, which has an insulating resin layer having a thickness ranging from 35 to 80 μm and coated with an epoxy resin which is then partly cured, is placed on first insulating [0095] layer 21 and subjected to laminating press process. The copper foil is then removed by a copper etching process, forming second insulating layer 23 in step S24, as shown in FIG. 16A. In the second embodiment, therefore, two-layer insulating layer (interlayer insulating layer) 24 comprising first insulating layer 21 and second insulating layer 23 is constructed.
  • Then, as shown in FIG. 16B, via [0096] holes 23 a are formed in second insulating layer 23, and epoxy resin scum is.removed therefrom by a desmearing process. Using copper sheet 8 as a cathode, an electric copper plating process is carried out to form a plated layer, which is patterned, producing vias 18 embedded in via holes 23 a and conductive layer 2 serving as circuits in step S14, as shown in FIG. 16C.
  • Then, as shown in FIG. 16D, [0097] semiconductor chip 6 connected to conductive layer 2 is mounted in place in step S15. Thereafter, copper sheet 8 is removed by chemical etching in step S16, and then solder balls 7 are mounted in place in step S17, as shown in FIG. 16E. In this manner, semiconductor device in a BGA package type is completed.
  • In the second embodiment, recesses [0098] 24 a are formed in two-layer insulating layer which comprises first insulating layer 21 and second insulating layer 23. When BGA pad 5 is shown as facing upwardly, the upper surface of BGA pad 5 projects upwardly from the bottom of recess 24 a in insulating layer 24 and is positioned lower than the upper surface of insulating layer 24. Therefore, both the productivity of a process of mounting solder ball 7 and the bonding strength between solder ball 7 and BGA pad 5 are increased.
  • In the second embodiment, furthermore, since first insulating [0099] layer 21 is not removed and second insulating layer 23 is formed on first insulating layer 21, insulating layer 24 is excellently smooth in its entirety.
    • 3rd EMBODIMENT
  • A method of fabricating [0100] semiconductor device 1 according to a third embodiment will be described below with reference to FIGS. 11A through 10E, 11A through 11C, 17, 18A through 18F, and 19A through 19E. Those steps which are identical to those of the methods according to the first and second embodiments will be described only briefly.
  • As with the first and second embodiments, the surface of [0101] copper sheet 8 shown in FIG. 10A is polished in step S1, and as shown in FIG. 10B, etching resists 9, 10 are laminated on respective opposite surfaces of copper sheet 8 in step S2. As shown in FIG. 10C, etching resist 9 on one surface of copper sheet 8 is patterned in step S3. Then, as shown in FIG. 10D, the areas of copper sheet 8 which are not covered with etching resist 9 are etched to a uniform depth in step S4. Then, as shown in FIG. 10E, photosensitive etching resists 9, 10 are removed in step S5. Then, as shown in FIGS. 11A through 11C, the entire surface of copper sheet 8 is etched again to remove overhanging edges 11 in step S6. A copper roughening liquid comprising sulfuric acid, hydrogen peroxide, and alkylimidazole is applied to etch the surface of copper sheet 8 to a depth ranging from 1 to 2 μm, thus chemically roughening copper sheet 8 in step S7. Copper sheet 8 is thus chemically roughened for increasing the intimate adhesion of permanent mask 25 to be formed in a next process. Copper sheet 8 may be chemically roughened by a black oxide process or a brown oxide process.
  • [0102] Permanent mask resin 25 in a liquid phase is applied to one surface of copper sheet 8 by a spin coater. In the present embodiment, as shown in FIG. 18A, PVI-500 (trade name) manufactured by Taiyo Ink Mfg. Co., Ltd., which is an alkali-developed photosensitive resin for forming a permanent mask, is applied to one surface of copper sheet 8, and then the solvent is volatilized to reduce its thickness to 40 μm in step S25.
  • Thereafter, a mask film (not shown) having a pattern of circular openings aligned with the positions of [0103] BGA pads 5 to be formed subsequently is held against permanent mask resin 25. Then, permanent mask resin 25 is exposed to an ultraviolet radiation, and processed in a development process by an aqueous solution of sodium carbonate, eluting unexposed areas of permanent mask resin 25 thereby to pattern permanent mask resin 25 to form openings 25 a in step S26. As shown in FIG. 18B, permanent mask 25 having openings 25 a aligned with the positions of BGA pads 5 to be formed subsequently is formed on one surface of copper sheet 8.
  • [0104] Adhesive film 22 is applied to mask the entire surface of copper sheet 8 remote from permanent mask 25 in step S27. As shown in FIG. 18C, therefore, permanent mask 25 having openings 25 a aligned with the positions of BGA pads 5 to be formed subsequently is formed on one surface of copper sheet 8, and the other surface of copper sheet 8 is entirely covered with adhesive film 22.
  • Then, an etchant comprising ferric chloride and hydrochloric acid is sprayed while being swung over [0105] copper sheet 8 to etch the areas of copper sheet 8 which are exposed in openings 25 a in permanent mask 25, to a uniform depth, in step S28, as shown in FIG. 18D. The etching depth is set by adjusting the etching time depending on the pitch and diameter of BGA pads 5 in semiconductor device 1 which will finally be completed.
  • Then, an electroplating process is carried out using [0106] copper sheet 8 as a cathode, as with the first embodiment, producing BGA pads 5 comprising gold plated layer 14, nickel plated layer 15, and copper plated layer 16, in step S29, as shown in FIG. 18E. As shown in FIG. 18F, adhesive film 22 is then removed from copper sheet 8 in step S30.
  • Then, a resin sheet with a copper foil, which has an insulating resin layer having a thickness ranging from 35 to 80 μm and coated with an epoxy resin which is then partly cured, is placed on [0107] permanent mask 25 and subjected to laminating press process. The copper foil is then removed by a copper etching process, forming upper insulating layer 26 in step S31, as shown in FIG. 19A. In the third embodiment, therefore, two-layer insulating layer (interlayer insulating layer) 27 comprising permanent mask 25 and upper insulating layer 26 is constructed.
  • Then, as shown in FIG. 19B, via [0108] holes 26 a are formed in upper insulating layer 26, and epoxy resin scum is removed therefrom by a desmearing process. Using copper sheet 8 as a cathode, an electric copper plating process is carried out to form a plated layer, which is patterned, producing vias 18 embedded in via holes 26 a and conductive layer 2 serving as circuits in step S14, as shown in FIG. 19C.
  • Then, as shown in FIG. 19D, [0109] semiconductor chip 6 connected to conductive layer 2 is mounted in place in step S15. Thereafter, copper sheet 8 is removed by chemical etching in step S16, and then solder balls 7 are mounted in place in step S17, as shown in FIG. 19E. In this manner, semiconductor device in a BGA package type is completed.
  • In the third embodiment, recesses [0110] 27 a are formed in two-layer insulating layer 27 which comprises permanent mask 25 and upper insulating layer 26. When BGA pad 5 is shown as facing upwardly, the upper surface of BGA pad 5 projects upwardly from the bottom of recess 27 a in insulating layer 27 and is positioned lower than the upper surface of insulating layer 27. Therefore, both the productivity of a process of mounting solder ball 7 and the bonding strength between solder ball 7 and BGA pad 5 are increased.
  • In the third embodiment, furthermore, since [0111] permanent mask 25 is not removed and upper insulating layer 26 is formed on permanent mask 25, insulating layer 27 is excellently smooth in its entirety. Since permanent mask 25 is patterned by photolithography, a number of openings 25 a for forming BGA pads 5 therein can easily be formed altogether.
  • In the first through third embodiments, [0112] copper sheet 8 is removed after semiconductor chip 6 is mounted in place. However, semiconductor chip 6 may be mounted in place after copper sheet 8 is removed. In the second and third embodiments, the timing to remove adhesive film 22 is not limited to the illustrated timing, but may be anytime after the etching of copper sheet 8 in steps S21, S28.
  • While preferred embodiments of the present invention have been described in specific terms, such description is for illustrative purposes only, and it is to be understood that changes and variations may be made without departing from the spirit or scope of the following claims. [0113]

Claims (18)

What is claimed is:
1. A board for mounting a semiconductor chip thereon, comprising:
an insulating layer;
a recess defined in one surface of said insulating layer;
an electrode pad disposed in said recess and having a surface positioned higher than the bottom of said recess and lower than said one surface of said insulating layer;
a conductive layer disposed on an opposite surface of said insulating layer; and
a via extending through said insulating layer and connecting said electrode pad and said conductive layer to each other.
2. A board according to claim 1, wherein said recess is formed in said insulating layer by transferring a pattern of recesses and lands of a matrix sheet to said insulating layer.
3. A board according to claim 2, wherein said matrix sheet comprises a metal sheet.
4. A board according to claim 1, wherein said electrode pad has a portion embedded in said insulating layer.
5. A semiconductor device comprising:
a board for mounting a semiconductor chip thereon comprising an insulating layer, a recess defined in one surface of said insulating layer, an electrode pad disposed in said recess and having a surface positioned higher than the bottom of said recess and lower than said one surface of said insulating layer, a conductive layer disposed on an opposite surface of said insulating layer, and a via extending through said insulating layer and connecting said electrode pad and said conductive layer to each other;
a semiconductor chip connected to said conductive layer; and
a solder ball joined to said electrode pad.
6. A semiconductor device according to claim 5, wherein said solder ball is disposed in said recess in said insulating layer.
7. A semiconductor device according to claim 5, wherein said recess is formed in said insulating layer by transferring a pattern of recesses and lands of a matrix sheet to said insulating layer.
8. A semiconductor device according to claim 7, wherein said matrix sheet comprises a metal sheet.
9. A semiconductor device according to claim 5, wherein said electrode pad has a portion embedded in said insulating layer.
10. A method of fabricating a board for mounting a semiconductor chip thereon, said method comprising the steps of:
forming a pattern of recesses and lands on a surface of a matrix sheet;
forming an electrode pad on said surface of said matrix sheet;
forming an insulating layer in covering relation to said surface of said matrix sheet to transfer said pattern of recesses and lands from said matrix sheet to a surface of said insulating layer for thereby forming a recess in said insulating layer and placing said electrode pad in said recess, said electrode pad having a surface positioned higher than the bottom of said recess and lower than said surface of said insulating layer;
forming a via through said insulating layer;
forming a conductive layer on a surface of said insulating layer remote from said matrix sheet, said conductive layer being connected to said electrode pad through said via; and
removing said matrix sheet.
11. A method according to claim 10, wherein said electrode pad is formed on the land of said matrix sheet when said electrode pad is formed on said surface of said matrix sheet.
12. A method according to claim 10, wherein said matrix sheet comprises a metal sheet.
13. A method according to claim 10, wherein said electrode pad has a portion embedded in said insulating layer when said electrode pad is placed in said recess in said insulating layer.
14. A method of fabricating a semiconductor device comprising the steps of:
forming a pattern of recesses and lands on a surface of a matrix sheet;
forming an electrode pad on said surface of said matrix sheet;
forming an insulating layer in covering relation to said surface of said matrix sheet to transfer said pattern of recesses and lands from said matrix sheet to a surface of said insulating layer for thereby forming a recess in said insulating layer and placing said electrode pad in said recess, said electrode pad having a surface positioned higher than the bottom of said recess and lower than said surface of said insulating layer;
forming a via through said insulating layer;
forming a conductive layer on a surface of said insulating layer remote from said matrix sheet, said conductive layer being connected to said electrode pad through said via;
removing said matrix sheet;
mounting a semiconductor chip on said conductive layer; and
joining a solder ball to said electrode pad after said matrix sheet is removed.
15. A method according to claim 14, wherein said solder ball is disposed in said recess in said insulating layer.
16. A method according to claim 14, wherein said electrode pad is formed on the land of said matrix sheet when said electrode pad is formed on said surface of said matrix sheet.
17. A method according to claim 14, wherein said matrix sheet comprises a metal sheet.
18. A method according to claim 14, wherein said electrode pad has a portion embedded in said insulating layer when said electrode pad is placed in said recess in said insulating layer.
US10/349,975 2002-02-01 2003-01-24 Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device Abandoned US20030155638A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US11/029,676 US7303978B2 (en) 2002-02-01 2005-01-06 Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002-025528 2002-02-01
JP2002025528A JP3666591B2 (en) 2002-02-01 2002-02-01 Manufacturing method of semiconductor chip mounting substrate

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US11/029,676 Division US7303978B2 (en) 2002-02-01 2005-01-06 Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device

Publications (1)

Publication Number Publication Date
US20030155638A1 true US20030155638A1 (en) 2003-08-21

Family

ID=27677808

Family Applications (2)

Application Number Title Priority Date Filing Date
US10/349,975 Abandoned US20030155638A1 (en) 2002-02-01 2003-01-24 Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device
US11/029,676 Expired - Fee Related US7303978B2 (en) 2002-02-01 2005-01-06 Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
US11/029,676 Expired - Fee Related US7303978B2 (en) 2002-02-01 2005-01-06 Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device

Country Status (2)

Country Link
US (2) US20030155638A1 (en)
JP (1) JP3666591B2 (en)

Cited By (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040183194A1 (en) * 2003-03-21 2004-09-23 Cheng-Yi Liu [gold bump structure and fabricating method thereof]
US20050277266A1 (en) * 2004-06-14 2005-12-15 International Business Machines Corporation Process for interfacial adhesion in laminate structures through patterned roughing of a surface
US20060157865A1 (en) * 2005-01-20 2006-07-20 Sumio Hokari Circuit board and manufacturing method therefor and semiconductor package and manufacturing method therefor
US20060191134A1 (en) * 2004-06-29 2006-08-31 Kinya Ichikawa Patch substrate for external connection
US20060270211A1 (en) * 2005-05-31 2006-11-30 Shinko Electric Industries Co., Ltd. Method of fabricating wiring board and method of fabricating semiconductor device
US20070018324A1 (en) * 2005-07-22 2007-01-25 Kwon Yong-Hwan Wafer-level-chip-scale package and method of fabrication
US7183630B1 (en) * 2002-04-15 2007-02-27 Amkor Technology, Inc. Lead frame with plated end leads
US20070075415A1 (en) * 2005-10-04 2007-04-05 Matsushita Electric Industrial Co., Ltd. Semiconductor device and semiconductor device production method
WO2007129545A1 (en) 2006-05-02 2007-11-15 Ibiden Co., Ltd. Circuit wiring board incorporating heat resistant substrate
US20080241998A1 (en) * 2007-03-30 2008-10-02 Motorola, Inc. Method for fabricating a low cost integrated circuit (ic) package
US20080290513A1 (en) * 2007-05-22 2008-11-27 Samsung Electronics Co., Ltd. Semiconductor package having molded balls and method of manufacturing the same
US20090008792A1 (en) * 2004-11-19 2009-01-08 Industrial Technology Research Institute Three-dimensional chip-stack package and active component on a substrate
US20090179347A1 (en) * 2004-11-19 2009-07-16 Shou-Lung Chen Structure of embedded active components and manufacturing method thereof
US20090196979A1 (en) * 2008-02-05 2009-08-06 Subtron Technology Co. Ltd. Inkjet printing process for circuit board
SG155096A1 (en) * 2008-03-03 2009-09-30 Micron Technology Inc Board-on-chip type substrates with conductive traces in multiple planes, semiconductor device packages including such substrates, and associated methods
US20100084163A1 (en) * 2008-10-03 2010-04-08 Shinko Electric Industries Co., Ltd. Wiring board and method of fabricating the same
US20110147924A1 (en) * 2009-12-21 2011-06-23 Shinko Electric Industries Co., Ltd. Wiring substrate and method of manufacturing the same
US8176628B1 (en) * 2008-12-23 2012-05-15 Amkor Technology, Inc. Protruding post substrate package structure and method
US20120299172A1 (en) * 2011-05-27 2012-11-29 Joon Su Kim Lead frame for semiconductor device
CN103229294A (en) * 2010-09-25 2013-07-31 英特尔公司 Electrolytic depositon and via filling in coreless substrate processing
CN103346140A (en) * 2013-06-10 2013-10-09 孙青秀 Package based on silvering technology adopted for frame and manufacturing process of package
US20140264792A1 (en) * 2013-03-14 2014-09-18 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9087777B2 (en) 2013-03-14 2015-07-21 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US20160163629A1 (en) * 2014-12-03 2016-06-09 Phoenix Pioneer Technology Co., Ltd Semiconductor package and method of fabricating the same
US10117336B2 (en) 2011-09-27 2018-10-30 Shinko Electric Industries Co., Ltd. Method of manufacturing a wiring substrate
JP2021190576A (en) * 2020-05-29 2021-12-13 旭化成エレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
WO2022117042A1 (en) * 2020-12-04 2022-06-09 景旺电子科技(珠海)有限公司 Method for making printed circuit board, and printed circuit board
US11553599B2 (en) * 2018-12-24 2023-01-10 AT&S(Chongqing) Company Limited Component carrier comprising pillars on a coreless substrate
US20240055508A1 (en) * 2022-01-11 2024-02-15 Innoscience (suzhou) Semiconductor Co., Ltd. Semiconductor device and method for manufacturing the same

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006156630A (en) * 2004-11-29 2006-06-15 Toppan Printing Co Ltd Supporting board for multilayer circuit wiring board, and multilayer circuit wiring board using the same
JP4566830B2 (en) * 2005-06-10 2010-10-20 新光電気工業株式会社 Manufacturing method of semiconductor device
JP4819471B2 (en) 2005-10-12 2011-11-24 日本電気株式会社 Wiring substrate, semiconductor device using the wiring substrate, and manufacturing method thereof
JP5354841B2 (en) * 2005-12-28 2013-11-27 日東電工株式会社 Semiconductor device and manufacturing method thereof
JP5036257B2 (en) * 2006-09-13 2012-09-26 京セラ株式会社 Wiring board
JP4305502B2 (en) * 2006-11-28 2009-07-29 カシオ計算機株式会社 Manufacturing method of semiconductor device
US20100103634A1 (en) * 2007-03-30 2010-04-29 Takuo Funaya Functional-device-embedded circuit board, method for manufacturing the same, and electronic equipment
JP4800253B2 (en) 2007-04-04 2011-10-26 新光電気工業株式会社 Wiring board manufacturing method
US10266392B2 (en) 2007-06-07 2019-04-23 E-Pack, Inc. Environment-resistant module, micropackage and methods of manufacturing same
US8049326B2 (en) 2007-06-07 2011-11-01 The Regents Of The University Of Michigan Environment-resistant module, micropackage and methods of manufacturing same
KR100895820B1 (en) * 2008-01-02 2009-05-06 주식회사 하이닉스반도체 Circuit substrate for semiconductor package, and method of manufacturing the same and semiconductor package having the circuit substrate
US8110752B2 (en) * 2008-04-08 2012-02-07 Ibiden Co., Ltd. Wiring substrate and method for manufacturing the same
JP2010238693A (en) * 2009-03-30 2010-10-21 Toppan Printing Co Ltd Method of manufacturing substrate for semiconductor element and semiconductor device
JP5120342B2 (en) * 2009-06-18 2013-01-16 ソニー株式会社 Manufacturing method of semiconductor package
JP5193332B2 (en) * 2011-05-09 2013-05-08 日本電気株式会社 Wiring substrate, semiconductor device using the wiring substrate, and manufacturing method thereof
US8866286B2 (en) * 2012-12-13 2014-10-21 Zhuhai Advanced Chip Carriers & Electronic Substrate Solutions Technologies Co. Ltd. Single layer coreless substrate
US20140165389A1 (en) * 2012-12-14 2014-06-19 Byung Tai Do Integrated circuit packaging system with routable grid array lead frame
JP5795415B1 (en) 2014-08-29 2015-10-14 新光電気工業株式会社 Wiring board and manufacturing method thereof
JP7014244B2 (en) * 2020-03-03 2022-02-01 大日本印刷株式会社 Interposer board
JPWO2023053836A1 (en) * 2021-09-30 2023-04-06

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6476331B1 (en) * 2000-06-19 2002-11-05 Amkor Technology, Inc. Printed circuit board for semiconductor package and method for manufacturing the same

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5976912A (en) * 1994-03-18 1999-11-02 Hitachi Chemical Company, Ltd. Fabrication process of semiconductor package and semiconductor package
US6821821B2 (en) * 1996-04-18 2004-11-23 Tessera, Inc. Methods for manufacturing resistors using a sacrificial layer
JPH1074856A (en) 1996-08-29 1998-03-17 Kyocera Corp Package for semiconductor element
JP3855320B2 (en) 1996-10-16 2006-12-06 株式会社トッパンＮｅｃサーキットソリューションズ Semiconductor device substrate manufacturing method and semiconductor device manufacturing method
JP3346263B2 (en) 1997-04-11 2002-11-18 イビデン株式会社 Printed wiring board and manufacturing method thereof
JP3404266B2 (en) 1997-10-23 2003-05-06 京セラ株式会社 Wiring board connection structure
JPH11163022A (en) * 1997-11-28 1999-06-18 Sony Corp Semiconductor and manufacture of the same and electronic equipment
JP2000031630A (en) 1998-07-15 2000-01-28 Kokusai Electric Co Ltd Connecting structure of semiconductor integrated circuit element to wiring board
JP2000349198A (en) * 1999-04-02 2000-12-15 Nitto Denko Corp Chip-size package interposer, its manufacture and intermediate member
JP3949849B2 (en) 1999-07-19 2007-07-25 日東電工株式会社 Manufacturing method of interposer for chip size package and interposer for chip size package
JP3969902B2 (en) 1999-07-27 2007-09-05 日東電工株式会社 Manufacturing method of interposer for chip size package
JP3947639B2 (en) 1999-07-27 2007-07-25 日東電工株式会社 Interposer for chip size package
JP2001044589A (en) 1999-07-30 2001-02-16 Nitto Denko Corp Circuit board
JP2001185649A (en) * 1999-12-27 2001-07-06 Shinko Electric Ind Co Ltd Circuit board, semiconductor device, manufacturing method therefor and material piece for circuit board
JP2001230513A (en) 2000-02-15 2001-08-24 Denso Corp Printed board and its manufacturing method
JP2001230339A (en) 2000-02-18 2001-08-24 Nec Corp Semiconductor device
FR2805709B1 (en) * 2000-02-28 2002-05-17 Commissariat Energie Atomique ELECTRICAL CONNECTION BETWEEN TWO FACES OF A SUBSTRATE AND METHOD OF MAKING
US7071089B1 (en) * 2000-10-13 2006-07-04 Bridge Semiconductor Corporation Method of making a semiconductor chip assembly with a carved bumped terminal
US6492252B1 (en) * 2000-10-13 2002-12-10 Bridge Semiconductor Corporation Method of connecting a bumped conductive trace to a semiconductor chip
US6518089B2 (en) * 2001-02-02 2003-02-11 Texas Instruments Incorporated Flip chip semiconductor device in a molded chip scale package (CSP) and method of assembly
US6861757B2 (en) * 2001-09-03 2005-03-01 Nec Corporation Interconnecting substrate for carrying semiconductor device, method of producing thereof and package of semiconductor device
SG104293A1 (en) * 2002-01-09 2004-06-21 Micron Technology Inc Elimination of rdl using tape base flip chip on flex for die stacking
US6794273B2 (en) * 2002-05-24 2004-09-21 Fujitsu Limited Semiconductor device and manufacturing method thereof
TWI241000B (en) * 2003-01-21 2005-10-01 Siliconware Precision Industries Co Ltd Semiconductor package and fabricating method thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6476331B1 (en) * 2000-06-19 2002-11-05 Amkor Technology, Inc. Printed circuit board for semiconductor package and method for manufacturing the same

Cited By (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7183630B1 (en) * 2002-04-15 2007-02-27 Amkor Technology, Inc. Lead frame with plated end leads
US20040183194A1 (en) * 2003-03-21 2004-09-23 Cheng-Yi Liu [gold bump structure and fabricating method thereof]
US7303994B2 (en) * 2004-06-14 2007-12-04 International Business Machines Corporation Process for interfacial adhesion in laminate structures through patterned roughing of a surface
US20050277266A1 (en) * 2004-06-14 2005-12-15 International Business Machines Corporation Process for interfacial adhesion in laminate structures through patterned roughing of a surface
US7972965B2 (en) 2004-06-14 2011-07-05 International Business Machines Corporation Process for interfacial adhesion in laminate structures through patterned roughing of a surface
US20080020546A1 (en) * 2004-06-14 2008-01-24 International Business Machines Corporation Process for interfacial adhesion in laminate structures through patterned roughing of a surface
US20060191134A1 (en) * 2004-06-29 2006-08-31 Kinya Ichikawa Patch substrate for external connection
US8048716B2 (en) * 2004-11-19 2011-11-01 Industrial Technology Research Institute Structure of embedded active components and manufacturing method thereof
US20090008792A1 (en) * 2004-11-19 2009-01-08 Industrial Technology Research Institute Three-dimensional chip-stack package and active component on a substrate
US20090179347A1 (en) * 2004-11-19 2009-07-16 Shou-Lung Chen Structure of embedded active components and manufacturing method thereof
US20060157865A1 (en) * 2005-01-20 2006-07-20 Sumio Hokari Circuit board and manufacturing method therefor and semiconductor package and manufacturing method therefor
US9155195B2 (en) * 2005-05-31 2015-10-06 Shinko Electric Industries Co., Ltd. Wiring board and semiconductor device
US20130235543A1 (en) * 2005-05-31 2013-09-12 Shinko Electric Industries Co., Ltd. Wiring board and semiconductor device
US8455770B2 (en) 2005-05-31 2013-06-04 Shinko Electric Industries Co., Ltd. Method of fabricating wiring board and method of fabricating semiconductor device
US20060270211A1 (en) * 2005-05-31 2006-11-30 Shinko Electric Industries Co., Ltd. Method of fabricating wiring board and method of fabricating semiconductor device
US8015700B2 (en) * 2005-05-31 2011-09-13 Shinko Electric Industries Co., Ltd. Method of fabricating wiring board and method of fabricating semiconductor device
US20070018324A1 (en) * 2005-07-22 2007-01-25 Kwon Yong-Hwan Wafer-level-chip-scale package and method of fabrication
US20080242000A1 (en) * 2005-07-22 2008-10-02 Samsung Electronics Co., Ltd. Wafer-level-chip-scale package and method of fabrication
US7569423B2 (en) 2005-07-22 2009-08-04 Samsung Electronics Co., Ltd. Wafer-level-chip-scale package and method of fabrication
US20070075415A1 (en) * 2005-10-04 2007-04-05 Matsushita Electric Industrial Co., Ltd. Semiconductor device and semiconductor device production method
US7994432B2 (en) 2006-05-02 2011-08-09 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
US20090084594A1 (en) * 2006-05-02 2009-04-02 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
US20090255716A1 (en) * 2006-05-02 2009-10-15 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
US20090260857A1 (en) * 2006-05-02 2009-10-22 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
EP2015623A4 (en) * 2006-05-02 2009-12-16 Ibiden Co Ltd Circuit wiring board incorporating heat resistant substrate
WO2007129545A1 (en) 2006-05-02 2007-11-15 Ibiden Co., Ltd. Circuit wiring board incorporating heat resistant substrate
US20110063806A1 (en) * 2006-05-02 2011-03-17 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
US8541691B2 (en) 2006-05-02 2013-09-24 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
US8507806B2 (en) 2006-05-02 2013-08-13 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
EP2015623A1 (en) * 2006-05-02 2009-01-14 Ibiden Co., Ltd. Circuit wiring board incorporating heat resistant substrate
US8008583B2 (en) 2006-05-02 2011-08-30 Ibiden Co., Ltd. Heat resistant substrate incorporated circuit wiring board
US20080241998A1 (en) * 2007-03-30 2008-10-02 Motorola, Inc. Method for fabricating a low cost integrated circuit (ic) package
US7579215B2 (en) * 2007-03-30 2009-08-25 Motorola, Inc. Method for fabricating a low cost integrated circuit (IC) package
US20080290513A1 (en) * 2007-05-22 2008-11-27 Samsung Electronics Co., Ltd. Semiconductor package having molded balls and method of manufacturing the same
US20090196979A1 (en) * 2008-02-05 2009-08-06 Subtron Technology Co. Ltd. Inkjet printing process for circuit board
US8288859B2 (en) 2008-03-03 2012-10-16 Micron Technology, Inc. Semiconductor device packages including a semiconductor device and a redistribution element
US8486825B2 (en) 2008-03-03 2013-07-16 Micron Technology, Inc. Methods of forming semiconductor device packages including a semiconductor device and a redistribution element, methods of forming redistribution elements and methods for packaging semiconductor devices
SG155096A1 (en) * 2008-03-03 2009-09-30 Micron Technology Inc Board-on-chip type substrates with conductive traces in multiple planes, semiconductor device packages including such substrates, and associated methods
US8030751B2 (en) 2008-03-03 2011-10-04 Micron Technology, Inc. Board-on-chip type substrates with conductive traces in multiple planes and semiconductor device packages including such substrates
US8749050B2 (en) 2008-03-03 2014-06-10 Micron Technology, Inc. Redistribution elements and semiconductor device packages including semiconductor devices and redistribution elements
US9345143B2 (en) 2008-10-03 2016-05-17 Shinko Electric Industries Co., Ltd. Method of fabricating a wiring board
US20100084163A1 (en) * 2008-10-03 2010-04-08 Shinko Electric Industries Co., Ltd. Wiring board and method of fabricating the same
US9089041B2 (en) 2008-10-03 2015-07-21 Shinko Electric Industries Co., Ltd. Method of fabricating a wiring board
US8176628B1 (en) * 2008-12-23 2012-05-15 Amkor Technology, Inc. Protruding post substrate package structure and method
US8610287B2 (en) * 2009-12-21 2013-12-17 Shinko Electric Industries Co., Ltd. Wiring substrate and method of manufacturing the same
US20110147924A1 (en) * 2009-12-21 2011-06-23 Shinko Electric Industries Co., Ltd. Wiring substrate and method of manufacturing the same
CN103229294A (en) * 2010-09-25 2013-07-31 英特尔公司 Electrolytic depositon and via filling in coreless substrate processing
US9472494B2 (en) * 2011-05-27 2016-10-18 Amkor Technology, Inc. Lead frame for semiconductor device
US20120299172A1 (en) * 2011-05-27 2012-11-29 Joon Su Kim Lead frame for semiconductor device
US10117336B2 (en) 2011-09-27 2018-10-30 Shinko Electric Industries Co., Ltd. Method of manufacturing a wiring substrate
US20140264792A1 (en) * 2013-03-14 2014-09-18 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US20160043041A1 (en) * 2013-03-14 2016-02-11 UTAC Headquarters Pte. Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9165878B2 (en) * 2013-03-14 2015-10-20 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9087777B2 (en) 2013-03-14 2015-07-21 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
US9786625B2 (en) 2013-03-14 2017-10-10 United Test And Assembly Center Ltd. Semiconductor packages and methods of packaging semiconductor devices
CN103346140A (en) * 2013-06-10 2013-10-09 孙青秀 Package based on silvering technology adopted for frame and manufacturing process of package
US20160163629A1 (en) * 2014-12-03 2016-06-09 Phoenix Pioneer Technology Co., Ltd Semiconductor package and method of fabricating the same
US11553599B2 (en) * 2018-12-24 2023-01-10 AT&S(Chongqing) Company Limited Component carrier comprising pillars on a coreless substrate
JP2021190576A (en) * 2020-05-29 2021-12-13 旭化成エレクトロニクス株式会社 Semiconductor device and manufacturing method thereof
JP7424914B2 (en) 2020-05-29 2024-01-30 旭化成エレクトロニクス株式会社 Semiconductor device and semiconductor device manufacturing method
WO2022117042A1 (en) * 2020-12-04 2022-06-09 景旺电子科技(珠海)有限公司 Method for making printed circuit board, and printed circuit board
US20240055508A1 (en) * 2022-01-11 2024-02-15 Innoscience (suzhou) Semiconductor Co., Ltd. Semiconductor device and method for manufacturing the same

Also Published As

Publication number Publication date
US7303978B2 (en) 2007-12-04
US20050156326A1 (en) 2005-07-21
JP3666591B2 (en) 2005-06-29
JP2003229512A (en) 2003-08-15

Similar Documents

Publication Publication Date Title
US7303978B2 (en) Board for mounting BGA semiconductor chip thereon, semiconductor device, and methods of fabricating such board and semiconductor device
US7185429B2 (en) Manufacture method of a flexible multilayer wiring board
US8705248B2 (en) Multilayer printed circuit board
JP5026400B2 (en) Wiring board and manufacturing method thereof
US6365974B1 (en) Flex circuit substrate for an integrated circuit package
US20090218678A1 (en) Semiconductor ic-embedded substrate and method for manufacturing same
US20080308308A1 (en) Method of manufacturing wiring board, method of manufacturing semiconductor device and wiring board
JP2009123863A (en) Method of forming bump structure and the bump structure
JPWO2007129545A1 (en) Circuit board with built-in heat-resistant board
JP5913063B2 (en) Wiring board
JP2008124247A (en) Substrate with built-in component and its manufacturing method
JP2005236067A (en) Wiring substrate, its manufacturing method and semiconductor package
TWI759120B (en) Intermediate substrate and manufacturing method thereof
KR100339252B1 (en) Semiconductor device with solder bumps and manufacturing method thereof
JP2001189561A (en) Multilayer wiring board and manufacturing method therefor
US6913814B2 (en) Lamination process and structure of high layout density substrate
JP2002151853A (en) Multilayer printed wiring board and manufacturing method thereof
WO2014073126A1 (en) Wiring board
KR20090070699A (en) Coreless package substrate and manufacturing method thereof
JP2005236220A (en) Wiring substrate and its manufacturing method, and semiconductor package
JP2005191131A (en) Method of manufacturing wiring board
JP4181149B2 (en) Semiconductor package
JP3497774B2 (en) Wiring board and its manufacturing method
KR20080100111A (en) Method of manufacturing high-density package substrate
JP2023005239A (en) Wiring board, wiring board manufacturing method, and intermediate product

Legal Events

Date Code Title Description
AS Assignment

Owner name: NEC TOPPAN CIRCUIT SOLUTIONS, INC., JAPAN

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ITO, TOSHIHIDE;REEL/FRAME:013698/0834

Effective date: 20030108

STCB Information on status: application discontinuation

Free format text: ABANDONED -- FAILURE TO RESPOND TO AN OFFICE ACTION