US20020006708A1 - Method of forming selective metal layer and method of forming capacitor and filling contact hole using the same - Google Patents

Method of forming selective metal layer and method of forming capacitor and filling contact hole using the same Download PDF

Info

Publication number
US20020006708A1
US20020006708A1 US09334588 US33458899A US20020006708A1 US 20020006708 A1 US20020006708 A1 US 20020006708A1 US 09334588 US09334588 US 09334588 US 33458899 A US33458899 A US 33458899A US 20020006708 A1 US20020006708 A1 US 20020006708A1
Authority
US
Grant status
Application
Patent type
Prior art keywords
metal
layer
formed
film
gas
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
US09334588
Other versions
US6372598B2 (en )
Inventor
Sang-bum Kang
Yun-sook Chae
Sang-in Lee
Hyun-Seok Lim
Mee-Young Yoon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date

Links

Images

Classifications

    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L28/00Passive two-terminal components without a potential-jump or surface barrier for integrated circuits; Details thereof; Multistep manufacturing processes therefor
    • H01L28/40Capacitors
    • H01L28/60Electrodes
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/04Coating on selected surface areas, e.g. using masks
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H01L21/76879Filling of holes, grooves or trenches, e.g. vias, with conductive material by selective deposition of conductive material in the vias, e.g. selective C.V.D. on semiconductor material, plating
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76888By rendering at least a portion of the conductor non conductive, e.g. oxidation
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
    • H01L21/76889Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
    • HELECTRICITY
    • H01BASIC ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76804Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics by forming tapered via holes

Abstract

A selective metal layer formation method, a capacitor formation method using the same, and a method of forming an ohmic layer on a contact hole and filling the contact hole using the same, are provided. A sacrificial metal layer is selectively deposited on a conductive layer by supplying a sacrificial metal source gas which deposits selectively on a semiconductor substrate having an insulating film and the conductive layer. Sacrificial metal atoms and a halide are formed, and the sacrificial metal layer is replaced with a deposition metal layer such as titanium Ti or platinum Pt, by supplying a metal halide gas having a halogen coherence smaller than the halogen coherence of the metal atoms in the sacrificial metal layer. If such a process is used to form a capacitor lower electrode or form an ohmic layer on the bottom of a contact hole, a metal layer can be selectively formed at a temperature of 500° C. or lower.

Description

    BACKGROUND OF THE INVENTION
  • [0001]
    1. Field of the Invention
  • [0002]
    The present invention relates to a method of manufacturing semiconductor devices, and more particularly, to a method of forming a selective metal layer and methods of forming a capacitor of a semiconductor device and filling a contact hole using the same.
  • [0003]
    2. Description of the Related Art
  • [0004]
    As semiconductor devices become highly integrated and complicated, a metal layer must often be selectively formed while manufacturing the semiconductor devices. In a process for manufacturing a capacitor of a semiconductor device, a lower electrode is formed using a metal instead of polysilicon to obtain high capacitance, thereby achieving a metal insulator silicon (MIS) or metal insulator metal (MIM) structure. Or, in a process for filling a contact hole, an ohmic layer is formed on the bottom of a small contact hole having a high aspect ratio. The above two processes have many difficulties.
  • [0005]
    In the manufacturing process of the capacitor having the metallic lower electrode, it is very difficult to selectively deposit a metal layer without patterning the metal layer on a hemispherical grain (HSG) polysilicon lower electrode. At present, such technology is not known at all. Also, in order to use PZT(Pb(Zr,Ti)O3) or BST((Ba,Sr)TiO3), having a Perovskite structure, as a high dielectric film of a capacitor, it is preferable that platinium (Pt), which is not oxidized and has excellent leakage current properties, is used instead of an existing polysilicon electrode, when a dielectric film is deposited. However, when a metal layer such as a platinum film is deposited by a blanket method rather than a selective method, etching is hard. That is, when the platinum film formed by the blanket method is dry-etched using chlorine (Cl2) gas as an etchant, PtClx generated as a by-product of etching is a non-volatile conductive polymer. Thus, a process for removing the PtClx by wet etching must also be performed. In the wet etching process, to remove PtClx, part of a platinum lower electrode is also etched. It is therefore difficult to perform a repeatable process in a manufacturing process of a dynamic random access memory (DRAM) which requires fine patterning.
  • [0006]
    Also, the ohmic layer is formed on the bottom of the contact hole by depositing a highly conductive metal having a high melting point, such as titanium, by plasma enhanced chemical vapor deposition (PECVD) or sputtering. However, when sputtering is used to form the ohmic layer, step coverage is low. The PECVD is not suitable to apply to an actual process, since leakage current is increased by a high deposition temperature of 600° C. or more and thus the electrical characteristics of the semiconductor devices are deteriorated.
  • [0007]
    In addition, if the ohmic layer such as a titanium (Ti) layer is formed by sputtering, and a barrier layer, e.g., a titanium nitride (TiN) layer, is formed on the ohmic layer by chemical vapor deposition (CVD), the ohmic layer may be corroded and the interface between the ohmic layer and the barrier layer may lift, If the barrier layer (TiN) is formed on a titanium (Ti) ohmic layer by sputtering, the interface between the ohmic layer and the barrier layer does not lift. However, when a plug layer for filling the contact is formed using tungsten by CVD in a subsequent process, the lifting problem occurs.
  • [0008]
    Therefore, a method is required of selectively forming a metal layer at a temperature of 500° C. or lower where the electrical characteristics of semiconductor devices are not degraded. However, at present, it is very difficult to realize such a technique in the process of forming the lower electrode of the capacotor and forming the ohmic layer of the contact hole.
  • SUMMARY OF THE INVENTION
  • [0009]
    To solve the above problems, it is an objective of the present invention to provide a method of forming a selective metal layer, by which a sacrificial metal layer is selectively deposited at a temperature of 500° C. or lower. The sacrificial metal layer is replaced with a deposition metal layer by reacting the sacrificial metal layer with a metal halide gas having a smaller halogen coherence than a metallic atom of the sacrificial metal layer.
  • [0010]
    It is another objective of the present invention to provide a method of forming a capacitor of a semiconductor device using the selective metal layer formation method.
  • [0011]
    It is still another objective of the present invention to provide a method of filling a contact hole using the selective metal layer formation method.
  • [0012]
    Accordingly, to achieve the first objective, in a selective metal layer formation method, a semiconductor substrate on which an insulating film and a conductive layer are formed is loaded into a chamber, and a purge gas, e.g. a mixture of hydrogen and silane, is supplied to the chamber. A sacrificial metal layer is formed on only the conductive layer by supplying to the chamber a sacrificial metal source gas which is deposited selectively on the conductive layer. The sacrificial metal source gas is preferably either dimethyl aluminum hydride (DMAH: (CH3)2AlH) or dimethyl ethylamine alane (DMEAA: (CH3)2C2H5N:AlH3). Finally, the sacrificial metal layer is replaced with a deposition metal layer by supplying to the chamber a metal halide gas having a halogen coherence smaller than the halogen coherence of metal atoms in the sacrificial metal layer.
  • [0013]
    According to a preferred embodiment of the present invention, the purge gas is continuously supplied, or first supplied in a predetermined amount to purge and periodically supplied in predetermined amounts after the sacrificial metal layer is formed and replaced with the deposition metal layer. Here, it is suitable that the supply time and amount of a purge gas to be supplied after replacement of the deposition metal layer are greater than in other steps.
  • [0014]
    It is suitable that the insulating film is an oxide film (SiO2) or a complex film including the oxide film, and that the conductive layer is formed of silicon doped with impurities, or a metal containing material.
  • [0015]
    Preferably, the metal containing material for the conductive layer is a refractory metal, a refractory metal nitride, a refractory metal carbide, a metal silicide, conductive Perovskite, a platinum-family metal, a conductive platinum-family nitride, or a mixture of two or more of the above materials. It is preferable that TiCl4 is used as the metal halide gas when the deposited metal is titanium. Also, it is preferable that a gas obtained by dissolving platinic chloride (Cl6H6Pt) or PtCl2 in water (H2O ) or alcohol and vaporizing the dissolved Cl6H6Pt or PtCl2 is used as the metal halide gas when the deposited metal is platinum.
  • [0016]
    To achieve the second objective, in a method of forming a capacitor of a semiconductor device using a selective metal layer formation method, a contact hole exposing a source region of a semiconductor substrate is formed, by forming an insulating film such as an oxide film (SiO2) or a complex film including the oxide film on the semiconductor substrate and patterning the insulating film. A conductive layer is formed of polysilicon doped with impurities, or a metal containing material, filling the contact hole and covering the insulating film. A conductive layer pattern connected to the contact hole is formed by patterning or chemically mechanically polishing the conductive layer. The semiconductor substrate is introduced into a chamber, and a purge gas of hydrogen (H2) and silane (SiH4), is supplied to the chamber. A sacrificial metal layer is formed on only the conductive layer, by supplying to the chamber a sacrificial metal source gas which is deposited selectively on the conductive layer. Here, the sacrificial metal source gas is preferably either dimethyl aluminum hydride (DMAH: (CH3)2ALH) or dimethyl ethylamine alane (DMEM. (CH3)2C2H5N:AlH3). Then, the sacrificial metal layer is replaced with a deposition metal layer by supplying to the chamber a metal halide gas having a halogen coherence smaller than the halogen coherence of metal atoms in the sacrificial metal layer. Finally, a dielectric film is formed on the deposition metal layer, and an upper electrode is formed on the dielectric film.
  • [0017]
    According to a preferred embodiment of the present invention, the step of forming a hemispherical grain on the surface of a conductive pattern can be performed after the conductive layer pattern is formed.
  • [0018]
    It is preferable that the purge gas is continuously supplied, or first supplied in a predetermined amount to purge and periodically supplied in predetermined amounts after the sacrificial metal layer is formed and after the sacrificial metal layer is replaced with the deposition metal layer. Here, it is proper that a purge gas supplied after the deposition metal layer is replaced has a longer supply time and greater amount of supply than a purge gas supplied in other steps.
  • [0019]
    Also, according to the preferred embodiment of the present invention, the step of siliciding the deposition metal layer can be further comprised after the step of forming the deposition metal layer.
  • [0020]
    To achieve the third objective, in a method of filling a contact hole using a selective metal layer formation method, an insulating film, such as an oxide film (SiO2) or a complex film including the oxide film, is formed on a semiconductor substrate. A contact hole exposing a lower film of polysilicon doped with impurities, or a metal such as TiN, is formed by patterning the insulating film. The semiconductor substrate on which the contact hole is formed is introduced into a chamber, and a purge gas, preferably a mixture of hydrogen (H2) and silane (SiH4), is supplied to the chamber. A sacrificial metal layer is formed of aluminum (Al) on only the lower film by supplying to the chamber a sacrificial metal source gas which is deposited selectively on the lower film. Here, the sacrificial metal source gas is either dimethyl aluminum hydride (DMAH: (CH3)2ALH) or dimethyl ethylamine alane (DMEAA: (CH3)2C2H5N:AlH3). Then, the sacrificial metal layer is replaced with a deposition metal layer by supplying a metal halide gas having a halogen coherence smaller than the halogen coherence of metal atoms in the sacrificial metal layer, to the chamber. Finally, a conductive layer filling the contact hole is formed.
  • [0021]
    According to the preferred embodiment of the present invention, the purge gas is continuously supplied, or first supplied in a predetermined amount to purge and periodically supplied in predetermined amounts after the sacrificial metal layer is formed and after the sacrificial metal layer is replaced with the deposition metal layer. Here, it is proper that a purge gas supplied after the deposited metal layer is replaced has a longer supply time and greater amount of supply than a purge gas supplied in other steps.
  • [0022]
    Also, it is preferable to form a barrier layer, e.g., a TiN layer, on a deposition metal layer after the step of replacing the sacrificial metal layer with the deposition metal layer.
  • [0023]
    According to the present invention, in a process for manufacturing semiconductor devices, a specific metal selectively formed at a temperature of 500° C. or lower is applied to the process for forming a lower electrode of a capacitor, thereby forming a metallic lower electrode of a capacitor without serious process difficulty. Also, when the ohmic layer is formed on the bottom surface of the contact hole, property degradation or lifting of a thin film due to corrosion can be prevented, while simultaneously increasing step coverage.
  • BRIEF DESCRIPTION OF THE DRAWINGS
  • [0024]
    The above objectives and advantages of the present invention will become more apparent by describing in detail preferred embodiments thereof with reference to the attached drawings in which.:
  • [0025]
    [0025]FIG. 1 is a flowchart illustrating a process for forming a selective metal layer, according to the present invention;
  • [0026]
    [0026]FIGS. 2A and 2B are gas flow graphs of the process for forming a selective metal layer according to the present invention;
  • [0027]
    [0027]FIG. 3 is a flowchart illustrating a method of forming a capacitor using the selective metal layer formation process according to the present invention;
  • [0028]
    [0028]FIGS. 4A through 4F are cross-sectional views illustrating a method of forming a capacitor using the process for forming a selective metal layer, according to a first embodiment of the present invention;
  • [0029]
    [0029]FIGS. 5A through 5F are cross-sectional views illustrating a method of forming a capacitor using the process for forming a selective metal layer, according to a second embodiment of the present invention;
  • [0030]
    [0030]FIGS. 6A through 6C. are cross-sectional views illustrating a method of forming a capacitor using the process for forming a selective metal layer, according to a third embodiment of the present invention;
  • [0031]
    [0031]FIG. 7 is a flowchart showing a method of filling a contact hole using the selective metal layer formation process according to the present invention; and
  • [0032]
    [0032]FIGS. 8A through 8E are cross-sectional views illustrating a contact hole filling method using the selective metal layer formation process, according to a fourth embodiment of the present invention.
  • DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • [0033]
    Method of Forming a Selective Metal Layer
  • [0034]
    Referring to FIG. 1 illustrating a process for forming a selective metal layer, according to the present invention, first, a semiconductor substrate on which an insulating film and a conductive layer are formed is introduced into a chamber of a semiconductor manufacturing device, in step 100. Here, the insulating film is an oxide film (SiO2) which does not absorb a metal deposited to form a selective metal layer, or a complex film including the oxide film. The conductive layer is formed of polysilicon doped with impurities having hydrogen termination radical, on which aluminum Al can be easily and selectively deposited. Alternatively, the conductive layer is formed of a refractory metal, a refractory metal nitride, a refractory metal carbide, a metal silicide, conductive Perovskite, a platinum-family metal, a conductive platinum-family oxide, or a mixture of two or more of the above materials. The platinum-family metal can be Pt, Rh, Ru, Ir, Os or Pd, the conductive platinum-family oxide can be PtOx, RhOx, RuOx, IrOx, OsOx or PdOx, and the conductive Perovskite can be CaRuO3, SrRuO3, BaRuO3, (BaSr)RuO3, Ca/rO3l SrlrO3, BalrO3, or (La,Sr)CoO3. Next, a purge gas such as hydrogen H2, silane SiH4, nitrogen, argon, or a mixture of two or more of the above gases is supplied to the chamber to purge the inside of the chamber, in step 110. Here, the purge gas can be supplied by the following two methods. First, the purge gas can be continuously supplied in a predetermined amount from the beginning. Second, a predetermined mount of purge gas is supplied to the chamber after supplying a sacrificial metal source gas or a metal halide gas, to purge the chamber, and a predetermined amount of purge gas can be periodically supplied after the steps 120 of depositing a sacrificial metal and after the step 140 of replacing the sacrificial metal layer with a deposition metal layer.
  • [0035]
    A sacrificial metal layer made of aluminum (Al) is formed on the surface of the conductive layer by supplying to the chamber dimethyl aluminum hydride (DMAH: (CH3)2AlH) or dimethyl ethylamine alane (DMEAA: (CH3)2C2H5N:AlH3) as a sacrificial metal source gas, in step 120. The sacrificial metal layer is made of aluminum because aluminum will readily combine with a halogen-family element such as Cl, Br, F or I with the highest Gibbs free energy. Moreover, various precursors for aluminum have already been developed. At the same time, Al halides have Gibbs free values that facilitates ready replacement of the Al metal layer as further described below. Precursors for the deposition of aluminum include di-i-butylaluminum hydride ((C4H9)2AlH), tri-i-butylauminum ((C4H9)3Al), triethylanuminum ((C2H5)2Al), trimethylaluminum ((CH3)3Al), trimethylamine (AlH3N(CH3)3), dimethyl aluminum hydride ((CH3)2AlH), and dimethyl ethylamine alane ((CH3)2C2H5N:AlH3). The dimethyl aluminum hydride ((CH3)2AlH) (hereinafter called ‘DMAH’) and dimethyl ethylamine alane ((CH3)2C2H5N:AlH3) (hereinafter called ‘DMEAA’) are not deposited on an insulating film such as the oxide film (SiO2) but they are deposited selectively on only a metal such as TiN or silicon which is doped with the impurities of hydrogen (H2) termination radical. That is, the DMAH and DMEAA are deposited not on the insulating film of the semiconductor substrate in the chamber but selectively on only the conductive layer.
  • [0036]
    Then, a purge gas is supplied to the chamber having the semiconductor substrate on which the sacrificial metal layer is selectively formed, to purge the sacrificial metal source gas from the chamber, in step 130.
  • [0037]
    Next, TiCl4 is introduced into the chamber in step 140. The TiCl4 is decomposed and the Ti replaces the Al sacrificial layer to form a metal layer of Ti. Here, the metal in the metal halide gas has a weaker halogen coherence than a metal atom of the sacrificial metal layer, so that the metal atom of the sacrificial metal layer reacts with the metal halide gas. That is, the Gibbs free energy of TiCl4 is 678.3 kJ/mol at 427° C. (700K), which is higher than that of most metal halides, whereas the Gibbs free energy of AlCl6 is 1121.9 kJ/mol which is higher than that of TiCl4, so that the metal atoms of the sacrificial metal layer react with the metal halide gas. Thus, aluminum atoms of the sacrificial metal layer are separated from the surface of the conductive layer and react with a chlorine (Cl) gas having a higher coherence, thus becoming AlClx of a gaseous state. Also, titanium (Ti) resolved from TiCl4 is deposited in the empty places where the aluminum atoms separate from the surface of the conductive layer. When the metal halide gas having a smaller Gibbs free energy, i.e., the coherence between a sacrificial metal and the halogen atom, is supplied into the chamber having the semiconductor substrate on which the sacrificial metal is formed, a metal layer can be selectively formed. The deposition metal layer formed as described above can use titanium, tantalum, zirconium, hafnium, cobalt, molybdenum, tungsten, nickel or platinum.
  • [0038]
    Here, when the deposited metal is titanium, TiCl4 is used as the metal halide gas, and when the deposited metal is platinum, a gas obtained by melting and vaporizing platinic chloride (Cl6H6Pt) or PtCl2 in water (H2O) or alcohol is used as the metal halide gas. Also, when the deposited metal is cobalt, either cobalt chloride CoCl2, cobalt fluoride CoF2, or cobalt iodide Col2 is used as the metal halide gas. Here, since platinic chloride (Cl6H6Pt) or PtCl2, which is a metal halide containing platinum, is solid, it must be used after being melted in a solvent and vaporized. Since platinum is inert compared with other metals, it has a lower coherence with the halogen atom. Accordingly, when the platinum reacts with the sacrificial metal layer such as aluminum, it can be easily deposited.
  • [0039]
    When the deposited metal is molybdenum, either bis (cyclopentadienyl)molybdenum dichloride (C5H5)2MoCl2, cyclopentadienylmolybdenum tetrachloride C5H5MoCl4, molybdenum MoF6, molybdenum fluoride MoCl3/MoCl5, or molybdenum iodide Mol2 is used as the metal halide gas. When the deposited metal is nickel, either [(C6H5)2PCH2CH2CH2P(C6H5)2]NiCl2 (1,2-bis(diphenylphosphineo)propane nickel), [(C6H5)5C5]2NiBr2 (bis(triphenylphosphin)nickel bromide), [(C6H5)3P]2NiCl2 (bis(triphenylphosphin)nickel chloride), [Ni(NH3)6]Cl2 (hexaaminenickel chloride), [Ni(NH3)6]/2 (Hexaamine iodide), NiBr/NiBr2 (nickel bromide), NiCl2 (nickel chloride), NiF2 (nickel fluoride), or Nil2 (nickel iodide) is used as the metal halide gas. When the deposited metal is tungsten, either bis(cyclopentadienyl)tungsten dichloride (C5H5)2WCl2, tungsten bromide WB/W2B/W2B5, tungsten chloride WCl4/WCl6, or tungsten fluoride WF6 is used as the metal halide gas.
  • [0040]
    For reference, Tables 1 through 5 show the Gibbs free energies of many metal halide gases at an absolute temperature of 700K(427° C.).
    TABLE 1
    The Gibbs free energies of gaseous compounds containing Cl at 427° C.
    gibbs free gibbs free gibbs free
    energy energy energy
    compound (kJ/mol) compound (kJ/mol) compound (kJ/mol)
    Al2Cl6 −1121.9 HfCl3 −626.7 BeCl2 −373.1
    ThCl4 −895.8 EuCl3 −621.6 BCl3 −367.7
    UCl5 −811.9 YbCl3 −621.5 SiCl3 −365.7
    HfCL4 −804.7 K2Cl2 −609.8 SnCl4 −362.3
    ZrCl4 −777.6 Rb2Cl2 −607.6 InCl3 −335.8
    LaCl3 −708.9 Li2Cl2 −597.8 AlCl2 −305.5
    PrCl3 −706.9 SiCl4 −569.6 TaCl3 −300.1
    In2Cl8 −703.7 AlCl3 −550.1 GeCl3 −299.8
    CeCl3 −699.5 Fe2Cl6 −526.8 MnCl2 −286.4
    NdCl3 −696.6 BaCl2 −524.3 WCl5 −285.6
    Be2Cl4 −692.6 SrCl2 −498.1 CsCl −276.7
    TiCl4 −678.3 TaCl4 −497.5 ZnCl2 −273.5
    GdCl3 −674.3 CaCl2 −489.1 WCl4 −267.6
    TbCl3 −668.1 PbCl4 −462.1 Ti2Cl2 −259.8
    HoCl3 −659.7 VaCl4 −447.2 GaCl2 −258.4
    ErCl3 −651.7 GeCl4 −410.8 SbCl5 −249.9
    Cs2Cl2 −644.1 MgCl2 −407.8 Cu3Cl3 −242.9
    TmCl3 −641.5 Fe2Cl4 −406.5 PCl3 −242.3
    TaCl5 −636.6 GaCl3 −388.6 FeCl3 −240.6
  • [0041]
    [0041]
    TABLE 2
    The Gibbs free energies of gaseous compounds containing iodine I
    at 427° C.
    gibbs free gibbs free gibbs free
    energy energy energy
    compound (kJ/mol) compound (kJ/mol) compound (kJ/mol)
    ThI4 −512 ZrI4 −409 TiI4 −320
    Al2I6 −510 HfI4 −405 PbI4 −266
    K2I2 −480 DyI3 −402 MgI2 −239
    LaI3 −457 TmI3 −399 CuI −237
    PrI3 −448 GdI3 −388 CsI −220
    GeI3 −442 BaI2 −380 TaI5 −202
    NdI3 −438 UI4 −377 SiI4 −150
    Li2I2 −427 SrI2 −353 HI −11.8
    ErI3 −410 CaI2 −338
  • [0042]
    [0042]
    TABLE 3
    The Gibbs free energies of gaseous compounds containing
    bromine (Br) at 427° C.
    gibbs free gibbs free gibbs free
    energy energy energy
    compound (kJ/mol) compound (kJ/mol) compound (kJ/mol)
    Al2Br6 −860 HoBr3 −567 CaBr2 −435
    Mg2Br4 −764 ErBr3 −566 PbBr4 −428
    ThBr4 −743 TmBr3 −563 TaBr5 −424
    HfBr4 −639 TbBr3 −559 EuBr2 −413
    ZrBr4 −627 DyBr3 −559 SiBr4 −387
    LaBr3 −621 GdBr3 −551 Cu3Br3 −187
    CeBr3 −616 Li2Br2 −534 WBr6 −139
    PrBr3 −612 TiBr4 −527 HBr −58.6
    UBr4 −602 Na2Br2 −510
    NdBr3 −598 SrBr2 −453
  • [0043]
    [0043]
    TABLE 4
    The Gibbs free energies of gaseous compounds containing
    fluorine (F) at 427° C.
    gibbs free gibbs free gibbs free
    energy energy energy
    compound (kJ/mol) compound (kJ/mol) compound (kJ/mol)
    Al2F8 −2439 HfF4 −1592 Li3F3 −1457
    UF6 −1953 ZrF4 −1587 PrF3 −1231
    TaF5 −1687 S2F10 −1581 AsF5 −1080
    ThF4 −1687 SiF4 −1515 CuF2 −287.3
    Mg2F4 −1624 WF6 −1513 HF −277.1
    NbF5 −1607 TiF4 −1467
  • [0044]
    [0044]
    TABLE 5
    The Gibbs free energies of gaseous compounds containing
    platinum (Pt) at 427° C.
    gibbs free gibbs free gibbs free
    energy energy energy
    compound (kJ/mol) compound (kJ/mol) compound (kJ/mol)
    PtCl2 −78.6 PtCl3 −105.9 PtCl4 −141.9
    PtBr2 +29.2 PtBr3 +27.3 PtBr4 −38.2
    Ptl4 +62.8
  • [0045]
    After the metal layer such as titanium, tantalum, zirconium, hafnium, cobalt, molybdenum, tungsten, nickel or platinum is formed by a replacement method using the metal halide gas, a purge gas is supplied to the chamber, in step 150. Here, the supply time and amount of purge gas are greater than in the step of forming the sacrificial metal layer and in other steps. Therefore, the metal halide gas such as TiClx adsorbed in a portion such as the insulating film, but not the sacrificial metal layer, is desorbed and purged.
  • [0046]
    [0046]FIGS. 2A and 2B are gas flow graphs of the selective metal layer formation process according to the present invention, wherein a Y axis denotes the supply state of a gas, and a X axis denotes time. FIG. 2A is the gas flow graph when a purge gas of hydrogen H2 and silane SiH4 is supplied periodically. FIG. 2B is the gas flow graph when the purge gas is continuously supplied from the beginning. The purge gas can be hydrogen H2, silane SiH4, nitrogen N2, argon Ar, or a mixture of two or more of the above gases instead of a mixture of hydrogen H2 and silane SiH4. When the purge gas is periodically supplied as shown in FIG. 2A, a purge gas 150 is supplied for a longer time and in a larger amount, right after a metal halide gas is supplied, to prevent the metal halide gas from being absorbed into the insulating film and to sufficiently desorb the metal halide gas from the insulating film. To be more specific, a purge gas 110 is first supplied, and a sacrificial metal source gas 120 is then supplied to form a sacrificial metal layer. When a purge gas is periodically supplied, a purge gas 130 is supplied to the chamber to purge the remaining sacrificial metal source gas. Also, a metal halide gas including a metal to be deposited is supplied to replace a sacrificial metal layer with a deposition metal layer. At this time, a compound gas of sacrificial aluminum, aluminum halides, and halogen atoms remains in the chamber, and this is again purged to the outside of the chamber by supplying the purge gas 150 to the chamber. This process is set as a cycle, and when this cycle is repeated, the thickness of a deposited metal can be easily controlled, and step coverage problems can be solved.
  • Method of Forming a Capacitor of a Semiconductor Device Using the Selective Metal Layer Formation Method
  • [0047]
    [0047]FIG. 3 is a flowchart illustrating a method of forming a capacitor using the selective metal layer formation process according to the present invention.
  • [0048]
    Referring to FIG. 3, a lower structure such as a transistor is formed, and an insulating film as an interlayer dielectric (ILD) is formed using an oxide film or a complex film including the oxide film. A contact hole exposing a source area of a transistor is formed by performing photolithography on the insulating film, in step 300. Optionally, an ohmic layer and barrier layer can be formed using a material such as titanium (Ti) or titanium nitride (TiN), to improve conductivity between the contact hole and a filling material and prevent diffusion, in step 310. Then, a conductive layer covering the surface of the insulating film is formed by filling the contact hole using a conductive material for a lower electrode, e.g., a metallic material such as TiN or polysilicon doped with impurities. Here, it is preferable that the impurities doped in the polysilicon have hydrogen termination radical to allow a sacrificial metal layer to be selectively formed in the subsequent process. The conductive layer can be formed of a refractory metal, a refractory metal nitride, a refractory carbide, a metal silicide, conductive Perovskite, a platinum-family metal, a conductive platinum-family oxide, or a mixture of two or more of the above materials, instead of TiN.
  • [0049]
    Next, a conductive layer pattern for use as lower electrode connected to the contact hole is formed by patterning the conductive layer, in step 320. The conductive layer pattern can be formed after forming a plug layer for filling only the inside of the contact hole, or by simultaneously depositing and patterning a conductive layer for filling the inside of the contact hole. Here, the step 330 of forming hemispherical grains (HSG) on the conductive layer pattern can be optionally performed to increase the surface area of the lower electrode. Then, the semiconductor substrate with the HSG is introduced into a chamber of semiconductor manufacturing equipment, and a purge gas is supplied continuously or periodically as shown in FIGS. 2A and 2B, in step 340. A sacrificial metal source gas DMAH ((CH3)2ALH) or DMEAA((CH3)2C2H5N:AlH3) is supplied to the chamber, and a sacrificial metal layer of aluminum is formed selectively on only the conductive layer, in step 350. A metal halide gas containing a metal to be deposited, e.g., TiCl4, platinic chloride (Cl6H6Pt), or PtCl2, is melted in water(H2O) or alcohol and then vaporized, and the vapor is supplied to form a deposition metal layer made of Ti or Pt using a replacement method, in step 360. Then, a silicide layer can be optionally formed by conducting a thermal treatment on the deposition metal layer, in step 365. A nitride film can be optionally formed using ammonia plasma or rapid thermal nitridation (RTN), in step 370. An oxide film can optionally be formed by performing a thermal treatment at an oxygen atmosphere, in step 375. Then, the nitride film and oxide film can be used as the dielectric film of a capacitor.
  • [0050]
    Here, when Ti is used as the first deposition metal layer, TiN is formed as the nitride film, and the selective metal layer formation process shown in FIG. 1 is repeated, thereby forming a second deposition metal layer made of platinum in step 373. The step 373 is optional.
  • [0051]
    Thereafter, the dielectric film is deposited on the resultant structure, in step 380. The dielectric film can be a complex film of an oxide film and a nitride film, or can be formed of a monatomic metal oxide selected from the group consisting of Ta2O5, TiO2, ZrO2, Al2O3, and Nb2O5, a monatomic metal nitride such as AlN, or a polyatomic metal oxide selected from the group consisting of SrTiO3, PZT(Pb(Zr, Ti)O3), and BST((Ba,Sr)TiO3) . Finally, an upper electrode is formed on the semiconductor substrate on which the dielectric film is formed, using polysilicon or a metal such as TiN, TiAlN, or TiSiN, in step 390.
  • First Embodiment
  • [0052]
    [0052]FIGS. 4A through 4F are cross-sectional views illustrating a method of forming a capacitor using a selective metal layer formation process according to a first embodiment of the present invention.
  • [0053]
    Referring to FIG. 4A, a lower structure (not shown) such as a transistor is formed on a semiconductor substrate 400, and an oxide film or a complex film including the oxide film is formed as an interlayer dielectric (ILD) 402 on the resultant structure. A contact hole 404 exposing a source area of the transistor is formed by patterning the ILD 402. Polysilicon which is doped with impurities and has hydrogen termination radical is deposited on the semiconductor substrate in which the contact hole 404 is formed, and the deposited polysilicon is patterned, thus forming a lower electrode conductive layer pattern 406 connected to the contact hole. The conductive layer pattern 406 can be formed of a refractory metal, a refractory metal nitride, a refractory carbide, a metal silicide, conductive Perovskite, a platinum-family metal, a conductive platinum-family oxide, or a mixture of two or more of the above materials, instead of the pollysilicon doped with impurities.
  • [0054]
    Referring to FIG. 4B, a deposition metal layer 408 such as Ti or Pt is formed on the resultant structure, using the selective metal layer deposition method shown in FIG. 1. Here, a process for forming HSG can optionally be performed on the conductive layer pattern 406 before the deposition metal layer is formed, in order to increase the surface area of the lower electrode of the capacitor. Thus, in the present invention, an HSG surface is formed, and the selective metal layer deposition according to the present invention is performed, whereby a capacitor having a metal insulator silicon (MIS) structure can be formed.
  • [0055]
    Referring to FIG. 4C, a nitride film 410 is formed on the semiconductor substrate on which the deposition metal layer 408 is formed, by nitridation or RTN using ammonia plasma (NH3 plasma). The nitride film 410 prevents oxidation at the interface between the lower electrode and the dielectric film when the dielectric film is deposited in the subsequent process which would degrades capacitance.
  • [0056]
    Referring to FIG. 4D, an oxide film 412, e.g., titanium oxide TiO2, is formed by performing a thermal treatment in oxygen atmosphere on the resultant structure. The nitride film 410 and the oxide film 412 can be used as the dielectric film.
  • [0057]
    Referring to FIG. 4E, the dielectric film 414 is formed on the resultant structure, using a monatomic metal oxide selected from the group consisting of Ta2O5, TiO2, ZrO2, Al2O3, and Nb2O5, a monatomic metal nitride such as AlN, or a polyatomic metal oxide selected from the group consisting of SrTiO3, PZT(Pb(Zr,Ti)O3), and BST((Ba,Sr)TiO3).
  • [0058]
    Referring to FIG. 4F, an upper electrode 416 of polysilicon or a metal is formed on the semiconductor substrate on which the dielectric film 414 is formed, thereby forming the capacitor of a semiconductor device having a structure of metal insulator silicon (MIS) or metal insulator metal (MIM).
  • [0059]
    If the capacitor of a semiconductor device is formed as described above, a photo process can be omitted since patterning is not required after the lower electrode is formed. Particularly, patterning on a lower electrode having HSG is not required, so that the lower electrode can be formed of a metal while avoiding many problems caused by etching.
  • Second Embodiment
  • [0060]
    [0060]FIGS. 5A through 5F are cross-sectional views illustrating a method of forming a capacitor using a selective metal layer formation process according to a second embodiment of the present invention.
  • [0061]
    Since processes shown in FIGS. 5A and 5B are the same as those in the first embodiment, the descriptions of these processes are omitted to avoid redundancy. Here, reference numerals correspond to those in the first embodiment for the sake of easy understanding.
  • [0062]
    Referring to FIG. 5C, a deposition metal layer 508, being the selective metal layer, is changed into a silicide layer 510 such as TiSix by performing silicidation on the semiconductor substrate on which the deposition metal layer 508 is formed.
  • [0063]
    Referring to FIG. 5D, a nitride film 512 is formed on the semiconductor substrate on which the silicide layer 510 is formed, using NH3 plasma or by performing RTN.
  • [0064]
    Referring to FIG. 5E, a dielectric film 514 can be formed on the semiconductor substrate on which the nitride film 510 is formed. Here, the dielectric film 514 can be a complex film of an oxide film and a nitride film, or can be formed of a monatomic metal oxide selected from the group consisting of Ta2O5, TiO2, ZrO2, Al2O3, and Nb2O5, a monatomic metal nitride such as AlN, or a polyatomic metal oxide selected from the group consisting of SrTiO3, PZT(Pb(Zr,Ti)O3), and BST((Ba,Sr) TiO3).
  • [0065]
    Referring to FIG. 5F, an upper electrode 516 of polysilicon or a metal is formed on the semiconductor substrate on which the dielectric film is formed, thereby forming the capacitor of an MIS or MIM structure.
  • Third Embodiment
  • [0066]
    [0066]FIGS. 6A through 6C. are cross-sectional views illustrating a method of forming a capacitor using a selective metal layer formation method according to a third embodiment of the present invention.
  • [0067]
    The present embodiment can use the selective metal layer deposition process twice, to prevent a highly-resistive platinum silicide PtSix from forming when a platinum film is deposited selectively on a capacitor lower electrode.
  • [0068]
    Referring to FIG. 6A, a lower structure (not shown) such as a transistor is formed on a semiconductor substrate 600, and an inter layer dielectric (ILD) 602 is formed on the resultant structure, using an oxide film or a complex film including the oxide film. A contact hole exposing a source region of the transistor is formed on the semiconductor substrate 600. A plug layer 604 for filling the contact hole is formed using polysilicon. Titanium nitride TiN being a capacitor lower electrode conductive layer, connected to the plug layer 604, is blanket-deposited by chemical vapor deposition (CVD) or physical vapor deposition. The capacitor lower electrode conductive layer is patterned to form a capacitor lower electrode conductive film pattern 606. Then, a platinum film 608 is formed on the surface of the TiN conductive film pattern 606, using the selective metal layer formation method shown in FIG. 1.
  • [0069]
    The capacitor lower electrode conductive film pattern 606 covered with the platinum film 608 can also be formed by the following modified method. After the contact hole exposing the source region of the transistor is formed, the plug layer 604 for filling the contact hole is formed of polysilicon doped with impurities having hydrogen termination radical. Titanium is selectively deposited on the surface of the exposed plug layer 604 by the selective metal layer formation method of FIG. 1, thereby forming a planer type lower electrode conductive film pattern 606. The Ti conductive film pattern 606 undergoes nitridation using NH3 plasma, or rapid thermal nitridation (RTN), to form TiN on the resultant structure. Thereafter, the platinum film 608 is formed by the selective metal layer formation method of FIG. 1, thereby forming the capacitor lower electrode formed of the platinum film.
  • [0070]
    Referring to FIG. 6B, a dielectric film 610 is deposited on the platinum film 608. Here, the dielectric film 610 can be a complex film of an oxide film and a nitride film, or can be formed of a monatomic metal oxide selected from the group consisting of Ta2O5, TiO2, ZrO2, Al2O3, and Nb2O5, a monatomic metal nitride such as AlN, or a polyatomic metal oxide selected from the group consisting of SrTiO3, PZT(Pb(Zr,Ti)O3), and BST((Ba,Sr)TiO3).
  • [0071]
    Referring to FIG. 6C, a capacitor upper electrode 612 is formed on the semiconductor substrate on which the dielectric film 610 is formed, using polysilicon or a metal such as platinum, thereby completing the formation of the capacitor of a semiconductor device using the selective metal layer formation method according to the third embodiment of the present invention.
  • Contact Hole Filling Method Using Selective Metal Layer Formation Method
  • [0072]
    [0072]FIG. 7 is a flowchart showing a method of filling a contact hole using the selective metal layer formation process according to the present invention.
  • [0073]
    Referring to FIG. 7, an insulating film is deposited on a semiconductor substrate on which a lower structure such as a transistor bit line is formed, using an interlayer dielectric (ILD), and a contact hole exposing a lower film is formed by patterning the ILD, in step 700. Here, the ILD is an oxide film or a complex film including the oxide film, and the lower film is formed of TiN, or polysilicon doped with impurities having hydrogen termination. The lower film can be formed of a refractory metal, a refractory metal nitride, a refractory carbide, a metal silicide, conductive Perovskite, a platinum-family metal, a conductive platinum-family oxide, or a mixture of two or more of the above materials.
  • [0074]
    Here, the contact hole can be a capacitor lower electrode contact hole directly connected to the semiconductor substrate, or a metal contact hole. Next, a deposition metal layer of a material such as titanium (Ti) is formed on the bottom of the contact hole, using the selective metal layer formation method shown in FIG. 1, in steps 710, 720 and 730. The deposition metal layer formed of a conductive material such as titanium (Ti) is used as an ohmic layer, in a process for filling the contact hole. Then, a barrier layer such as titanium nitride (TiN) is optionally formed on the ohmic layer being the deposition metal layer, by RTN, or nitridation using NH3 plasma, in step 740. A plug layer is formed of aluminum (Al) and tungsten (W) on the barrier layer, in step 750. A conductive layer connected to the plug layer is formed in step 760, thereby completing the filling of the contact hole. Here, without specially forming the plug layer, a conductive layer for filling a contact hole can be formed directly on the barrier layer or ohmic layer.
  • [0075]
    In the step 740, the barrier layer can be formed and patterned by a blanket method of CVD or sputtering, instead of RTN or nitridation using NH3 plasma.
  • Fourth Embodiment
  • [0076]
    [0076]FIGS. 8A through 8E are cross-sectional views illustrating a method of filling a contact hole using a selective metal layer formation process according to a fourth embodiment of the present invention.
  • [0077]
    Referring to FIG. 8A, an insulating film 802, e.g., an oxide film or a complex film including the oxide film, is formed on a semiconductor substrate 800, and a contact hole 804 exposing a lower film is formed by patterning the insulating film 802. Here, the contact hole 804 can be a capacitor lower electrode contact hole connected to the semiconductor substrate, or a metal contact hole formed in a metal interconnection process.
  • [0078]
    Referring to FIG. 8B, a deposition metal layer of a material such as titanium (Ti) is formed on the semiconductor substrate on which the contact hole 804 is formed, using the selective metal layer formation method of FIG. 1. The deposition metal layer serves as an ohmic layer 806 for improving the conductivity between the lower film and a conductive material for filling the contact hole, in the process for filling the contact hole.
  • [0079]
    Referring to FIG. 8C, a barrier layer 808 for preventing diffusion of impurities, e.g., a titanium nitride (TiN) layer, is optionally formed on the semiconductor substrate on which the ohmic layer 806 is deposited. The barrier layer can be formed by nitridation using NH3 plasma, RTN, or blanket deposition.
  • [0080]
    Referring to FIG. 8D, a conductive layer 810 for covering the surface of the semiconductor substrate while filling the contact hole is deposited on the semiconductor substrate on which the barrier layer 808 is formed, thereby completing the contact hole filling process using the selective metal layer formation method according to the fourth embodiment of the present invention.
  • [0081]
    [0081]FIG. 8E is a cross-sectional view of a modification of FIG. 8D. Here, a plug layer 812 is formed of tungsten (W) or aluminum (Al) on the semiconductor substrate on which the barrier layer 808 is formed. Next, the plug layer 812 is removed except inside the contact hole, by etchback or chemical mechanical polishing (CMP). The conductive layer 810 is then formed in contact with the plug layer 812.
  • [0082]
    Therefore, according to the present embodiment, a relatively thin ohmic layer can be formed inside a contact hole having a high aspect ratio without problems such as lifting or corrosion, at a temperature of 500° C. or lower. This renders unnecessary a process for controlling the thickness of the ohmic layer, e.g., the etchback process.
  • [0083]
    According to the present invention as described above, since a metal layer of a material such as titanium (Ti) or platinum (Pt) is selectively formed of at a temperature of 500° C. or lower, a lower electrode can be easily formed of a metal instead of polysilicon in the process for forming a capacitor of a semiconductor device. Therefore, many problems generated in the prior art when the lower electrode is formed of titanium or platinum can be solved. Also, in the process for forming an ohmic layer on the bottom of a contact hole, the ohmic layer having an appropriate thickness is formed selectively at low temperature on only the bottom of the contact hole, thus filling the contact hole while preventing defects such as lifting or corrosion.
  • [0084]
    The present invention is not limited to the above embodiments, and it is apparent that various modifications within the technical spirit of the present invention may be effected by those skilled in the art.

Claims (31)

    What is claimed is:
  1. 1. A method of forming a selective metal layer on a semiconductor substrate on which an insulative layer and a conductive layer are formed, the method comprising the steps of:
    forming a sacrificial metal layer on the conductive layer by supplying a sacrificial metal source gas which is deposited selectively on the conductive layer; and
    replacing the sacrificial metal layer with a deposition metal layer by supplying a metal halide gas having a halogen coherence smaller than the halogen coherence of metal atoms in the sacrificial metal layer.
  2. 2. The method of claim 1, further comprising the step of supplying a purge gas before the sacrificial metal source gas is supplied.
  3. 3. The method of claim 1, further comprising the steps of:
    supplying a purge gas after the sacrificial metal layer is formed; and
    supplying a purge gas after the sacrificial metal layer is replaced with the deposition metal layer.
  4. 4. The method of claim 3, wherein a deposition metal layer having a desired thickness is formed by repeating the steps of:
    forming the sacrificial metal layer;
    supplying a purge gas after the sacrificial metal layer is formed;
    replacing the sacrificial metal layer with the deposition metal layer; and
    supplying a purge gas after the sacrificial metal layer is replaced with the deposition metal layer.
  5. 5. The method of claim 1, wherein the insulative layer comprises an oxide.
  6. 6. The method of claim 1, wherein the conductive layer is formed of a material selected from the group consisting of silicon doped with impurities and a metal containing material.
  7. 7. The method of claim 6, wherein the silicon doped with impurities has hydrogen termination radical.
  8. 8. The method of claim 6, wherein the metal containing material for the conductive layer is selected from the group consisting of a refractory metal, a refractory metal nitride, a refractory carbide, a metal silicide, conductive Perovskite, a platinum-family metal, a conductive platinum-family oxide, and a mixture of two or more of the above materials.
  9. 9. The method of claim 2, wherein the purge gas is selected from the group consisting of hydrogen (H2), silane (SiH4), nitrogen (N2), argon (Ar)and a mixture of two or more of the above gases.
  10. 10. The method of claim 3, wherein the purge gas is selected from the group consisting of hydrogen (H2), silane (SiH4), nitrogen (N2), argon (Ar), and a mixture of two or more the above gases.
  11. 11. The method of claim 9, wherein the purge gas is continuously supplied.
  12. 12. The method of claim 10, wherein the purge gas is continuously supplied, or first supplied in a predetermined amount to purge and periodically supplied in predetermined amounts after the sacrificial metal layer is formed and after the sacrificial metal layer is replaced with the deposition metal layer.
  13. 13. The method of claim 1, wherein the sacrificial metal layer is formed of aluminum, and the deposition metal layer is formed of titanium or platinum.
  14. 14. A method of forming a capacitor of a semiconductor device using a selective metal layer formation method, comprising the steps of:
    (a) forming a contact hole exposing a source region of a semiconductor substrate by forming an insulating film on a substrate and patterning the insulating film;
    (b) forming a conductive layer pattern connected to the contact hole;
    (c) forming a sacrificial metal layer on the conductive layer, by supplying a sacrificial metal source gas which is deposited selectively on the conductive layer;
    (d) replacing the sacrificial metal layer with a deposition metal layer by supplying a metal halide gas, the metal having a halogen coherence smaller than the halogen coherence of metal atoms in the sacrificial metal layer;
    (e) forming a dielectric film on the deposition metal layer; and
    (f) forming an upper electrode on the dielectric film.
  15. 15. The method of claim 14, further comprising the step of supplying a purge gas before the step (c) of supplying the sacrificial metal source gas.
  16. 16. The method of claim 15, wherein the purge gas is continuously supplied, or first supplied in a predetermined amount to purge and periodically supplied in predetermined amounts after the sacrificial metal layer is formed and after the sacrificial metal layer is replaced with the deposition metal layer.
  17. 17. The method of claim 14, wherein the insulating film comprises an oxide.
  18. 18. The method of claim 14, wherein the conductive layer pattern in the step (b) is formed of a material selected from the group consisting of polysilicon doped with impurities and a metal containing material.
  19. 19. The method of claim 14, further comprising the step of siliciding the deposition metal layer after the step (d) of replacing the sacrificial metal layer with the deposition metal layer.
  20. 20. The method of claim 18, wherein the metal containing material for the conductive layer pattern is selected from the group consisting of a refractory metal, a refractory metal nitride, a refractory carbide, a metal silicide, conductive Perovskite, a platinum-family metal, a conductive platinum-family oxide, and a mixture of two or more of the above materials.
  21. 21. The method of claim 14, wherein a deposition metal layer having a desired thickness is formed by repeating the step (c) of forming the sacrificial metal layer and the step (d) of replacing the sacrificial metal layer with the deposition metal layer.
  22. 22. The method of claim 14, wherein a deposition metal layer having a desired thickness is formed by repeating the steps of forming the sacrificial metal layer, of supplying a purge gas, of replacing the sacrificial metal layer with the deposition metal layer, and of supplying a purge gas.
  23. 23. A method of filling a contact hole using a selective metal layer formation method, comprising the steps of:
    (a) forming an insulating film on a semiconductor substrate and forming a contact hole exposing a lower film by patterning the insulating film;
    (b) forming a sacrificial metal layer on the lower film by supplying a sacrificial metal source gas which is deposited selectively on the lower film;
    (c) replacing the sacrificial metal layer with a deposition metal layer by supplying a metal halide gas, the metal having a halogen coherence smaller than the halogen coherence of metal atoms in the sacrificial metal layer; and
    (d) forming a conductive layer filling the contact hole.
  24. 24. The method of claim 23, wherein the insulating film in the step (a) comprises an oxide.
  25. 25. The method of claim 23, wherein the lower film in the step (a) is formed of a material selected from the group consisting of a refractory metal, a refractory metal nitride, a refractory metal carbide, and silicon doped with impurities having hydrogen termination radical.
  26. 26. The method of claim 23, further comprising the step of supplying a purge gas before the step (b) of forming the sacrificial metal layer.
  27. 27. The method of claim 26, wherein the purge gas is continuously supplied, or first supplied in a predetermined amount to purge and periodically supplied in predetermined amounts after the sacrificial metal layer is formed and after the sacrificial metal layer is replaced with the deposition metal layer.
  28. 28. The method of claim 26, wherein the purge gas is selected from the group consisting of hydrogen (H2), silane (SiH4), nitrogen (N2), argon (Ar), and a mixture of two or more of the above gases.
  29. 29. The method of claim 27, wherein the purge gas is selected from the group consisting of hydrogen (H2), sane (SiH4), nitrogen (N2), argon (Ar), and a mixture of two or more of the above gases.
  30. 30. The method of claim 23, wherein a deposition metal layer having a desired thickness is formed by repeating the steps (b) of forming the sacrificial metal layer and the step (c) of replacing the sacrificial metal layer with the deposition metal layer.
  31. 31. The method of claim 23, wherein a deposition metal layer having a desired thickness is formed by repeating the step of forming the sacrificial metal layer, of supplying a purge gas, of replacing the sacrificial metal layer with the deposition metal layer, and of supplying a purge gas.
US09334588 1998-06-16 1999-06-16 Method of forming selective metal layer and method of forming capacitor and filling contact hole using the same Expired - Fee Related US6372598B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR19980022579 1998-06-16
KR98-022579 1998-06-16
KR19990017362A KR100319888B1 (en) 1998-06-16 1999-05-14 Method of forming selective metal layer and method of forming capacitor and filling contact hole using the same
KR99-17362 1999-05-14

Publications (2)

Publication Number Publication Date
US20020006708A1 true true US20020006708A1 (en) 2002-01-17
US6372598B2 US6372598B2 (en) 2002-04-16

Family

ID=26633764

Family Applications (1)

Application Number Title Priority Date Filing Date
US09334588 Expired - Fee Related US6372598B2 (en) 1998-06-16 1999-06-16 Method of forming selective metal layer and method of forming capacitor and filling contact hole using the same

Country Status (2)

Country Link
US (1) US6372598B2 (en)
KR (1) KR100319888B1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6524908B2 (en) * 2001-06-01 2003-02-25 International Business Machines Corporation Method for forming refractory metal-silicon-nitrogen capacitors and structures formed
US6787413B2 (en) * 2001-06-13 2004-09-07 Micron Technology, Inc. Capacitor structure forming methods
US6919243B2 (en) * 2001-01-18 2005-07-19 Samsung Electronics Co., Ltd. Methods of forming an integrated circuit capacitor in which a metal preprocessed layer is formed on an electrode thereof
US20080185681A1 (en) * 2004-06-18 2008-08-07 Aomar Halimaoui Integrated Circuit Comprising a Capacitor with Metal Electrodes and Process for Fabricating Such a Capacitor
US20150132916A1 (en) * 2005-11-03 2015-05-14 SK Hynix Inc. Method for fabricating capacitor
US9285621B2 (en) 2013-01-03 2016-03-15 Samsung Display Co., Ltd. Liquid crystal display and manufacturing method thereof
CN106024985A (en) * 2016-07-13 2016-10-12 苏州协鑫集成科技工业应用研究院有限公司 Tandem solar cell and manufacturing method thereof

Families Citing this family (110)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6974766B1 (en) 1998-10-01 2005-12-13 Applied Materials, Inc. In situ deposition of a low κ dielectric layer, barrier layer, etch stop, and anti-reflective coating for damascene application
US6319766B1 (en) 2000-02-22 2001-11-20 Applied Materials, Inc. Method of tantalum nitride deposition by tantalum oxide densification
US6620723B1 (en) * 2000-06-27 2003-09-16 Applied Materials, Inc. Formation of boride barrier layers using chemisorption techniques
US7405158B2 (en) 2000-06-28 2008-07-29 Applied Materials, Inc. Methods for depositing tungsten layers employing atomic layer deposition techniques
US6551929B1 (en) * 2000-06-28 2003-04-22 Applied Materials, Inc. Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques
US7964505B2 (en) 2005-01-19 2011-06-21 Applied Materials, Inc. Atomic layer deposition of tungsten materials
US7101795B1 (en) * 2000-06-28 2006-09-05 Applied Materials, Inc. Method and apparatus for depositing refractory metal layers employing sequential deposition techniques to form a nucleation layer
US7732327B2 (en) 2000-06-28 2010-06-08 Applied Materials, Inc. Vapor deposition of tungsten materials
US20020036780A1 (en) * 2000-09-27 2002-03-28 Hiroaki Nakamura Image processing apparatus
KR100376266B1 (en) * 2000-10-20 2003-03-17 주식회사 하이닉스반도체 Method of manufacturing a capacitor in a semiconductor device
US6596643B2 (en) * 2001-05-07 2003-07-22 Applied Materials, Inc. CVD TiSiN barrier for copper integration
US6849545B2 (en) * 2001-06-20 2005-02-01 Applied Materials, Inc. System and method to form a composite film stack utilizing sequential deposition techniques
KR100425450B1 (en) * 2001-06-26 2004-03-30 삼성전자주식회사 Method for manufacturing Metal-Insulator-Metal Capacitor
US6746930B2 (en) * 2001-07-11 2004-06-08 Micron Technology, Inc. Oxygen barrier for cell container process
US20070009658A1 (en) * 2001-07-13 2007-01-11 Yoo Jong H Pulse nucleation enhanced nucleation technique for improved step coverage and better gap fill for WCVD process
US7211144B2 (en) 2001-07-13 2007-05-01 Applied Materials, Inc. Pulsed nucleation deposition of tungsten layers
US20040013803A1 (en) * 2002-07-16 2004-01-22 Applied Materials, Inc. Formation of titanium nitride films using a cyclical deposition process
US6936538B2 (en) 2001-07-16 2005-08-30 Applied Materials, Inc. Method and apparatus for depositing tungsten after surface treatment to improve film characteristics
WO2003029515A3 (en) 2001-07-16 2004-02-12 Applied Materials Inc Formation of composite tungsten films
US8110489B2 (en) 2001-07-25 2012-02-07 Applied Materials, Inc. Process for forming cobalt-containing materials
US20090004850A1 (en) 2001-07-25 2009-01-01 Seshadri Ganguli Process for forming cobalt and cobalt silicide materials in tungsten contact applications
US9051641B2 (en) 2001-07-25 2015-06-09 Applied Materials, Inc. Cobalt deposition on barrier surfaces
US6718126B2 (en) 2001-09-14 2004-04-06 Applied Materials, Inc. Apparatus and method for vaporizing solid precursor for CVD or atomic layer deposition
US7049226B2 (en) * 2001-09-26 2006-05-23 Applied Materials, Inc. Integration of ALD tantalum nitride for copper metallization
WO2003031679B1 (en) * 2001-10-10 2004-05-13 Applied Materials Inc Method for depositing metal layers employing sequential deposition techniques
US7780785B2 (en) 2001-10-26 2010-08-24 Applied Materials, Inc. Gas delivery apparatus for atomic layer deposition
US6916398B2 (en) * 2001-10-26 2005-07-12 Applied Materials, Inc. Gas delivery apparatus and method for atomic layer deposition
US6773507B2 (en) * 2001-12-06 2004-08-10 Applied Materials, Inc. Apparatus and method for fast-cycle atomic layer deposition
US7081271B2 (en) * 2001-12-07 2006-07-25 Applied Materials, Inc. Cyclical deposition of refractory metal silicon nitride
US6939801B2 (en) * 2001-12-21 2005-09-06 Applied Materials, Inc. Selective deposition of a barrier layer on a dielectric material
US6809026B2 (en) 2001-12-21 2004-10-26 Applied Materials, Inc. Selective deposition of a barrier layer on a metal film
US6911391B2 (en) 2002-01-26 2005-06-28 Applied Materials, Inc. Integration of titanium and titanium nitride layers
US6998014B2 (en) * 2002-01-26 2006-02-14 Applied Materials, Inc. Apparatus and method for plasma assisted deposition
US6827978B2 (en) * 2002-02-11 2004-12-07 Applied Materials, Inc. Deposition of tungsten films
US6833161B2 (en) 2002-02-26 2004-12-21 Applied Materials, Inc. Cyclical deposition of tungsten nitride for metal oxide gate electrode
US6972267B2 (en) 2002-03-04 2005-12-06 Applied Materials, Inc. Sequential deposition of tantalum nitride using a tantalum-containing precursor and a nitrogen-containing precursor
US6846516B2 (en) * 2002-04-08 2005-01-25 Applied Materials, Inc. Multiple precursor cyclical deposition system
US6720027B2 (en) * 2002-04-08 2004-04-13 Applied Materials, Inc. Cyclical deposition of a variable content titanium silicon nitride layer
US20030194825A1 (en) * 2002-04-10 2003-10-16 Kam Law Deposition of gate metallization for active matrix liquid crystal display (AMLCD) applications
KR100476556B1 (en) * 2002-04-11 2005-03-18 삼성전기주식회사 Piezoelectric transformer, housing for piezoelectric transformer and manufacture thereof
US7279432B2 (en) * 2002-04-16 2007-10-09 Applied Materials, Inc. System and method for forming an integrated barrier layer
US20030235961A1 (en) * 2002-04-17 2003-12-25 Applied Materials, Inc. Cyclical sequential deposition of multicomponent films
US7404985B2 (en) * 2002-06-04 2008-07-29 Applied Materials, Inc. Noble metal layer formation for copper film deposition
US7041335B2 (en) * 2002-06-04 2006-05-09 Applied Materials, Inc. Titanium tantalum nitride silicide layer
US7264846B2 (en) * 2002-06-04 2007-09-04 Applied Materials, Inc. Ruthenium layer formation for copper film deposition
US7067439B2 (en) * 2002-06-14 2006-06-27 Applied Materials, Inc. ALD metal oxide deposition process using direct oxidation
US20030232501A1 (en) * 2002-06-14 2003-12-18 Kher Shreyas S. Surface pre-treatment for enhancement of nucleation of high dielectric constant materials
US6858547B2 (en) * 2002-06-14 2005-02-22 Applied Materials, Inc. System and method for forming a gate dielectric
US6838125B2 (en) * 2002-07-10 2005-01-04 Applied Materials, Inc. Method of film deposition using activated precursor gases
US7186385B2 (en) * 2002-07-17 2007-03-06 Applied Materials, Inc. Apparatus for providing gas to a processing chamber
US6955211B2 (en) 2002-07-17 2005-10-18 Applied Materials, Inc. Method and apparatus for gas temperature control in a semiconductor processing system
US7066194B2 (en) * 2002-07-19 2006-06-27 Applied Materials, Inc. Valve design and configuration for fast delivery system
US6772072B2 (en) * 2002-07-22 2004-08-03 Applied Materials, Inc. Method and apparatus for monitoring solid precursor delivery
US6915592B2 (en) 2002-07-29 2005-07-12 Applied Materials, Inc. Method and apparatus for generating gas to a processing chamber
US6821563B2 (en) 2002-10-02 2004-11-23 Applied Materials, Inc. Gas distribution system for cyclical layer deposition
US6905737B2 (en) * 2002-10-11 2005-06-14 Applied Materials, Inc. Method of delivering activated species for rapid cyclical deposition
US7204886B2 (en) * 2002-11-14 2007-04-17 Applied Materials, Inc. Apparatus and method for hybrid chemical processing
US6884473B2 (en) * 2002-12-24 2005-04-26 Macronix International Co., Ltd. Method for fabricating metal silicide
US20040126482A1 (en) * 2002-12-31 2004-07-01 Chih-I Wu Method and structure for selective surface passivation
WO2004064147A3 (en) * 2003-01-07 2004-09-02 Applied Materials Inc Integration of ald/cvd barriers with porous low k materials
US6753248B1 (en) 2003-01-27 2004-06-22 Applied Materials, Inc. Post metal barrier/adhesion film
US20040198069A1 (en) * 2003-04-04 2004-10-07 Applied Materials, Inc. Method for hafnium nitride deposition
US6924519B2 (en) * 2003-05-02 2005-08-02 Kabushiki Kaisha Toshiba Semiconductor device with perovskite capacitor
JP2007523994A (en) * 2003-06-18 2007-08-23 アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated Atomic layer deposition of the barrier material
KR100508094B1 (en) * 2003-06-26 2005-08-17 삼성전자주식회사 Semiconductor device with capacitor and method of forming the same
US20050067103A1 (en) * 2003-09-26 2005-03-31 Applied Materials, Inc. Interferometer endpoint monitoring device
US20050252449A1 (en) 2004-05-12 2005-11-17 Nguyen Son T Control of gas flow and delivery to suppress the formation of particles in an MOCVD/ALD system
US20060062917A1 (en) * 2004-05-21 2006-03-23 Shankar Muthukrishnan Vapor deposition of hafnium silicate materials with tris(dimethylamino)silane
US8323754B2 (en) 2004-05-21 2012-12-04 Applied Materials, Inc. Stabilization of high-k dielectric materials
US8119210B2 (en) 2004-05-21 2012-02-21 Applied Materials, Inc. Formation of a silicon oxynitride layer on a high-k dielectric material
US7241686B2 (en) * 2004-07-20 2007-07-10 Applied Materials, Inc. Atomic layer deposition of tantalum-containing materials using the tantalum precursor TAIMATA
US7429402B2 (en) * 2004-12-10 2008-09-30 Applied Materials, Inc. Ruthenium as an underlayer for tungsten film deposition
US7402534B2 (en) * 2005-08-26 2008-07-22 Applied Materials, Inc. Pretreatment processes within a batch ALD reactor
KR101019293B1 (en) 2005-11-04 2011-03-07 어플라이드 머티어리얼스, 인코포레이티드 Apparatus and process for plasma-enhanced atomic layer deposition
US7658802B2 (en) * 2005-11-22 2010-02-09 Applied Materials, Inc. Apparatus and a method for cleaning a dielectric film
JP4637733B2 (en) * 2005-11-30 2011-02-23 富士通セミコンダクター株式会社 Semiconductor device and manufacturing method thereof
US7964514B2 (en) * 2006-03-02 2011-06-21 Applied Materials, Inc. Multiple nitrogen plasma treatments for thin SiON dielectrics
JP5140935B2 (en) * 2006-03-28 2013-02-13 富士通セミコンダクター株式会社 Method for manufacturing a magnetron sputtering apparatus, and a semiconductor device
US20070232014A1 (en) * 2006-04-03 2007-10-04 Honeywell International Inc. Method of fabricating a planar MIM capacitor
US7798096B2 (en) 2006-05-05 2010-09-21 Applied Materials, Inc. Plasma, UV and ion/neutral assisted ALD or CVD in a batch tool
US7521379B2 (en) * 2006-10-09 2009-04-21 Applied Materials, Inc. Deposition and densification process for titanium nitride barrier layers
US20080099436A1 (en) * 2006-10-30 2008-05-01 Michael Grimbergen Endpoint detection for photomask etching
US8092695B2 (en) * 2006-10-30 2012-01-10 Applied Materials, Inc. Endpoint detection for photomask etching
US7678298B2 (en) * 2007-09-25 2010-03-16 Applied Materials, Inc. Tantalum carbide nitride materials by vapor deposition processes
US7585762B2 (en) * 2007-09-25 2009-09-08 Applied Materials, Inc. Vapor deposition processes for tantalum carbide nitride materials
US7824743B2 (en) * 2007-09-28 2010-11-02 Applied Materials, Inc. Deposition processes for titanium nitride barrier and aluminum
US7767572B2 (en) * 2008-02-21 2010-08-03 Applied Materials, Inc. Methods of forming a barrier layer in an interconnect structure
US7618893B2 (en) * 2008-03-04 2009-11-17 Applied Materials, Inc. Methods of forming a layer for barrier applications in an interconnect structure
US7659158B2 (en) 2008-03-31 2010-02-09 Applied Materials, Inc. Atomic layer deposition processes for non-volatile memory devices
US8491967B2 (en) 2008-09-08 2013-07-23 Applied Materials, Inc. In-situ chamber treatment and deposition process
US20100062149A1 (en) 2008-09-08 2010-03-11 Applied Materials, Inc. Method for tuning a deposition rate during an atomic layer deposition process
US8146896B2 (en) 2008-10-31 2012-04-03 Applied Materials, Inc. Chemical precursor ampoule for vapor deposition processes
US20100151676A1 (en) * 2008-12-16 2010-06-17 Applied Materials, Inc. Densification process for titanium nitride layer for submicron applications
US8778204B2 (en) 2010-10-29 2014-07-15 Applied Materials, Inc. Methods for reducing photoresist interference when monitoring a target layer in a plasma process
JP5963456B2 (en) 2011-02-18 2016-08-03 株式会社日立国際電気 Method of manufacturing a semiconductor device, a substrate processing apparatus, and a substrate processing method
WO2012122052A3 (en) 2011-03-04 2013-03-14 Applied Materials, Inc. Methods for contact clean
US8912096B2 (en) 2011-04-28 2014-12-16 Applied Materials, Inc. Methods for precleaning a substrate prior to metal silicide fabrication process
US9218961B2 (en) 2011-09-19 2015-12-22 Applied Materials, Inc. Methods of forming a metal containing layer on a substrate with high uniformity and good profile control
US8961804B2 (en) 2011-10-25 2015-02-24 Applied Materials, Inc. Etch rate detection for photomask etching
US8808559B2 (en) 2011-11-22 2014-08-19 Applied Materials, Inc. Etch rate detection for reflective multi-material layers etching
US8927423B2 (en) 2011-12-16 2015-01-06 Applied Materials, Inc. Methods for annealing a contact metal layer to form a metal silicidation layer
US8900469B2 (en) 2011-12-19 2014-12-02 Applied Materials, Inc. Etch rate detection for anti-reflective coating layer and absorber layer etching
US8586479B2 (en) 2012-01-23 2013-11-19 Applied Materials, Inc. Methods for forming a contact metal layer in semiconductor devices
US9330939B2 (en) 2012-03-28 2016-05-03 Applied Materials, Inc. Method of enabling seamless cobalt gap-fill
US9805939B2 (en) 2012-10-12 2017-10-31 Applied Materials, Inc. Dual endpoint detection for advanced phase shift and binary photomasks
US8778574B2 (en) 2012-11-30 2014-07-15 Applied Materials, Inc. Method for etching EUV material layers utilized to form a photomask
US9543163B2 (en) 2013-08-20 2017-01-10 Applied Materials, Inc. Methods for forming features in a material layer utilizing a combination of a main etching and a cyclical etching process
WO2015047731A1 (en) 2013-09-27 2015-04-02 Applied Materials, Inc. Method of enabling seamless cobalt gap-fill
US9508561B2 (en) 2014-03-11 2016-11-29 Applied Materials, Inc. Methods for forming interconnection structures in an integrated cluster system for semicondcutor applications
US9528185B2 (en) 2014-08-22 2016-12-27 Applied Materials, Inc. Plasma uniformity control by arrays of unit cell plasmas

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0436455B2 (en) 1983-11-25 1992-06-16 Nippon Telegraph & Telephone
JPS63140525A (en) 1986-12-02 1988-06-13 Sharp Corp Manufacture of semiconductor device
JPH02304928A (en) 1989-05-19 1990-12-18 Nec Corp Forming method of wiring
US5358901A (en) * 1993-03-01 1994-10-25 Motorola, Inc. Process for forming an intermetallic layer
JP2636755B2 (en) 1994-11-09 1997-07-30 日本電気株式会社 The method of manufacturing a semiconductor device and a semiconductor device
KR20010026932A (en) 1999-09-09 2001-04-06 윤종용 Method of planarization between cell and core/peri

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6919243B2 (en) * 2001-01-18 2005-07-19 Samsung Electronics Co., Ltd. Methods of forming an integrated circuit capacitor in which a metal preprocessed layer is formed on an electrode thereof
US6524908B2 (en) * 2001-06-01 2003-02-25 International Business Machines Corporation Method for forming refractory metal-silicon-nitrogen capacitors and structures formed
US6787413B2 (en) * 2001-06-13 2004-09-07 Micron Technology, Inc. Capacitor structure forming methods
US20050037563A1 (en) * 2001-06-13 2005-02-17 Ahn Kie Y. Capacitor structures
US20050215015A1 (en) * 2001-06-13 2005-09-29 Ahn Kie Y Dielectric layer forming method and devices formed therewith
US7037862B2 (en) 2001-06-13 2006-05-02 Micron Technology, Inc. Dielectric layer forming method and devices formed therewith
US7235448B2 (en) 2001-06-13 2007-06-26 Micron Technology, Inc. Dielectric layer forming method and devices formed therewith
US7465982B2 (en) 2001-06-13 2008-12-16 Micron Technology, Inc. Capacitor structures
US7420239B2 (en) 2001-06-13 2008-09-02 Micron Technology, Inc. Dielectric layer forming method and devices formed therewith
US20080185681A1 (en) * 2004-06-18 2008-08-07 Aomar Halimaoui Integrated Circuit Comprising a Capacitor with Metal Electrodes and Process for Fabricating Such a Capacitor
US7781296B2 (en) * 2004-06-18 2010-08-24 Stmicroelectronics Sas Integrated circuit comprising a capacitor with metal electrodes and process for fabricating such a capacitor
US20100320567A1 (en) * 2004-06-18 2010-12-23 Stmicroelectronics (Crolles 2) Sas Integrated circuit comprising a capacitor with metal electrodes and process for fabrcating such a capacitor
US8975682B2 (en) * 2004-06-18 2015-03-10 Stmicroelectronics (Crolles 2) Sas Integrated circuit comprising a capacitor with HSG metal electrodes
US20150132916A1 (en) * 2005-11-03 2015-05-14 SK Hynix Inc. Method for fabricating capacitor
US9214467B2 (en) * 2005-11-03 2015-12-15 SK Hynix Inc. Method for fabricating capacitor
US9285621B2 (en) 2013-01-03 2016-03-15 Samsung Display Co., Ltd. Liquid crystal display and manufacturing method thereof
CN106024985A (en) * 2016-07-13 2016-10-12 苏州协鑫集成科技工业应用研究院有限公司 Tandem solar cell and manufacturing method thereof

Also Published As

Publication number Publication date Type
KR100319888B1 (en) 2002-01-10 grant
US6372598B2 (en) 2002-04-16 grant
KR20000005661A (en) 2000-01-25 application

Similar Documents

Publication Publication Date Title
US6656835B2 (en) Process for low temperature atomic layer deposition of Rh
US7611751B2 (en) Vapor deposition of metal carbide films
US6800567B2 (en) Method for forming polyatomic layers
US20040018747A1 (en) Deposition method of a dielectric layer
US20030219942A1 (en) Methods of forming capacitors and integrated circuit devices including tantalum nitride
US6509601B1 (en) Semiconductor memory device having capacitor protection layer and method for manufacturing the same
US20030129306A1 (en) Chemical vapor deposition of ruthenium films for metal electrode applications
US6399490B1 (en) Highly conformal titanium nitride deposition process for high aspect ratio structures
US20110204475A1 (en) Enhanced work function layer supporting growth of rutile phase titanium oxide
US20070014919A1 (en) Atomic layer deposition of noble metal oxides
US5612558A (en) Hemispherical grained silicon on refractory metal nitride
US6139700A (en) Method of and apparatus for forming a metal interconnection in the contact hole of a semiconductor device
US6825129B2 (en) Method for manufacturing memory device
US6599806B2 (en) Method for manufacturing a capacitor of a semiconductor device
US20020024080A1 (en) Capacitor fabrication methods and capacitor constructions
US6509280B2 (en) Method for forming a dielectric layer of a semiconductor device
US20020135071A1 (en) Integrated circuit device contact plugs having a liner layer that exerts compressive stress thereon and methods of manufacturing same
US6238964B1 (en) Method of fabricating a capacitor in a semiconductor device
US20050051828A1 (en) Methods of forming metal thin films, lanthanum oxide films, and high dielectric films for semiconductor devices using atomic layer deposition
US5846859A (en) Method for manufacturing a semiconductor memory device having capacitive storage
US6580111B2 (en) Metal-insulator-metal capacitor
US6821862B2 (en) Methods of manufacturing integrated circuit devices that include a metal oxide layer disposed on another layer to protect the other layer from diffusion of impurities and integrated circuit devices manufactured using same
US20020090811A1 (en) Method of fabricating metal lines in a semiconductor device
US6153519A (en) Method of forming a barrier layer
US20050059240A1 (en) Method for forming a wiring of a semiconductor device, method for forming a metal layer of a semiconductor device and apparatus for performing the same

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KANG, SANG-BUM;CHAE, YUN-SOOK;LEE, SANG-IN;AND OTHERS;REEL/FRAME:010234/0711

Effective date: 19990816

CC Certificate of correction
FPAY Fee payment

Year of fee payment: 4

REMI Maintenance fee reminder mailed
LAPS Lapse for failure to pay maintenance fees
FP Expired due to failure to pay maintenance fee

Effective date: 20100416