US10090401B2 - Thin film transistor, manufacturing method thereof, and display device including the same - Google Patents

Thin film transistor, manufacturing method thereof, and display device including the same Download PDF

Info

Publication number
US10090401B2
US10090401B2 US15/682,113 US201715682113A US10090401B2 US 10090401 B2 US10090401 B2 US 10090401B2 US 201715682113 A US201715682113 A US 201715682113A US 10090401 B2 US10090401 B2 US 10090401B2
Authority
US
United States
Prior art keywords
area
electrode
insulating layer
gate electrode
lightly doped
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US15/682,113
Other languages
English (en)
Other versions
US20180053836A1 (en
Inventor
Yongjae Jang
Waljun Kim
Joosun Yoon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Display Co Ltd filed Critical Samsung Display Co Ltd
Assigned to SAMSUNG DISPLAY CO., LTD. reassignment SAMSUNG DISPLAY CO., LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: JANG, Yongjae, KIM, WALJUN, YOON, JOOSUN
Publication of US20180053836A1 publication Critical patent/US20180053836A1/en
Application granted granted Critical
Publication of US10090401B2 publication Critical patent/US10090401B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78663—Amorphous silicon transistors
    • H01L29/78666—Amorphous silicon transistors with normal-type structure, e.g. with top gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66765—Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/1368—Active matrix addressed cells in which the switching element is a three-electrode device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41733—Source or drain electrodes for field effect devices for thin film transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/4175—Source or drain electrodes for field effect devices for lateral devices where the connection to the source or drain region is done through at least one part of the semiconductor substrate thickness, e.g. with connecting sink or with via-hole
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/45—Ohmic electrodes
    • H01L29/456—Ohmic electrodes on silicon
    • H01L29/458—Ohmic electrodes on silicon for thin film silicon, e.g. source or drain electrode
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
    • H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742—Thin film unipolar transistors
    • H01L29/6675—Amorphous silicon or polysilicon transistors
    • H01L29/66757—Lateral single gate single channel transistors with non-inverted structure, i.e. the channel layer is formed before the gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H01L29/78627—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile with a significant overlap between the lightly doped drain and the gate electrode, e.g. GOLDD
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651—Silicon transistors
    • H01L29/7866—Non-monocrystalline silicon transistors
    • H01L29/78672—Polycrystalline or microcrystalline silicon transistor
    • H01L29/78675—Polycrystalline or microcrystalline silicon transistor with normal-type structure, e.g. with top gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • H01L51/0512—
    • H01L51/0545—
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
    • H10K10/40—Organic transistors
    • H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
    • H10K10/462—Insulated gate field-effect transistors [IGFETs]
    • H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10—OLED displays
    • H10K59/12—Active-matrix OLED [AMOLED] displays
    • H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
    • H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs

Definitions

  • Example embodiments of the present inventive concept relate to a thin film transistor, a method of manufacturing the thin film transistor, and a display device including the thin film transistor.
  • Display devices may include a liquid crystal display (LCD) device, an organic light emitting diode (OLED) display device, a plasma display panel (PDP) device, an electrophoretic display (EPD) device, and the like, based on a device structure and a light emitting scheme thereof.
  • LCD liquid crystal display
  • OLED organic light emitting diode
  • PDP plasma display panel
  • EPD electrophoretic display
  • a display device may include a gate line and a data line, and at least one thin film transistor (TFT) connected to the gate line and the data line.
  • the TFT may be a switching element which applies a data voltage to a plurality of pixels in the display device.
  • a thin film transistor includes a substrate, a semiconductor layer on the substrate, a first insulating layer on the semiconductor layer, and a gate electrode on the first insulating layer.
  • the gate electrode overlaps the semiconductor layer.
  • the thin film transistor further includes a second insulating layer on the gate electrode, and an electrode structure on the second insulating layer.
  • the electrode structure is connected to the gate electrode through a via hole.
  • the thin film transistor still further includes a source electrode and a drain electrode that pass through the first insulating layer and the second insulating layer that are connected to the semiconductor layer.
  • the semiconductor layer includes a channel area overlapping the gate electrode, a source area connected to the source electrode, a drain area connected to the drain electrode, a lightly doped source (LDS) area formed between the source area and the channel area, and a lightly doped drain (LDD) area formed between the drain area and the channel area.
  • the electrode structure overlaps at least one of the lightly doped source area or the lightly doped drain area.
  • a method of manufacturing a thin film transistor includes forming a semiconductor layer comprising a channel area, a source area, and a drain area, on a substrate.
  • the method also includes forming a first insulating layer on the semiconductor layer, and forming a gate electrode on the first insulating layer.
  • the method further includes doping a first concentration of n-type impurity using the gate electrode as a first mask, and forming a second insulating layer on the gate electrode.
  • the method also includes defining a via hole in the second insulating layer.
  • the gate electrode is exposed by the via hole.
  • the method further includes forming an electrode structure on the second insulating layer.
  • the electrode structure is connected to the gate electrode through the via hole.
  • the method includes doping a second concentration of n-type impurity using the electrode structure as a second mask.
  • a display device includes a substrate, a semiconductor layer on the substrate, a first insulating layer on the semiconductor layer, and a gate electrode on the first insulating layer.
  • the gate electrode overlaps the semiconductor layer.
  • the display device further includes a second insulating layer on the gate electrode, and an electrode structure on the second insulating layer.
  • the electrode structure is connected to the gate electrode through a via hole.
  • the display device still further includes a source electrode and a drain electrode that pass through the first insulating layer and the second insulating layer that are connected to the semiconductor layer.
  • the semiconductor layer includes: a channel area overlapping the gate electrode, a source area connected to the source electrode, a drain area connected to the drain electrode, a lightly doped source (LDS) area disposed between the source area and the channel area, and a lightly doped drain (LDD) area disposed between the drain area and the channel area.
  • the electrode structure overlaps at least one of the lightly doped source (LDS) area or the lightly doped drain (LDD) area.
  • a method of manufacturing a thin film transistor includes forming a semiconductor layer comprising a channel area, a source area, and a drain area, on a substrate.
  • the method also includes forming a first insulating layer on the semiconductor layer, and forming a gate electrode on the first insulating layer.
  • the method further includes forming a photoresist on the gate electrode, and doping a first concentration of n-type impurity using one of the gate electrode or the photoresist as a first mask.
  • the method further includes doping a second concentration of n-type impurity using the other of the gate electrode or the photoresist as a second mask.
  • the method further includes forming a second insulating layer on the gate electrode, and defining a via hole in the second insulating layer.
  • the gate electrode is exposed by the via hole.
  • the method further includes forming an electrode structure on the second insulating layer. The electrode structure is connected to the gate electrode through the via hole.
  • FIG. 1 is a schematic plan view of a display device according to an exemplary embodiment of the present inventive concept
  • FIG. 2 is a cross-sectional view of the display device taken along line I-I′ of FIG. 1 according to an exemplary embodiment of the present inventive concept;
  • FIGS. 3, 4, and 5 are cross-sectional views of a thin film transistor according to one or more exemplary embodiments of the present inventive concept
  • FIGS. 6A, 6B, 6C, 6D, 6E, and 6F illustrate a method of manufacturing a thin film transistor according to one or more exemplary embodiments of the present inventive concept
  • FIGS. 7A, 7B, 7C, 7D, and 7E illustrate a method of manufacturing a thin film transistor according to one or more exemplary embodiments of the present inventive concept.
  • FIGS. 8A, 8B, 8C, and 8D illustrate a method of manufacturing a thin film transistor according to one or more exemplary embodiments of the present inventive concept.
  • a layer, area, or plate is referred to as being “below” another layer, area, or plate, it may be directly below the other layer, area, or plate, or intervening layers, areas, or plates may be present therebetween. Conversely, when a layer, area, or plate is referred to as being “directly below” another layer, area, or plate, intervening layers, areas, or plates may be abSE n t therebetween.
  • the spatially relative terms “below”, “beneath”, “less”, “above”, “upper”, and the like, may be used herein for ease of description to describe the relations between one element or component and another element or component as illustrated in the drawings.
  • the spatially relative terms are intended to encompass different orientations of the device in use or operation, in addition to the orientation depicted in the drawings.
  • the device positioned “below” or “beneath” another device may be placed “above” another device.
  • the illustrative term “below” may include both the lower and upper positions.
  • the device may also be oriented in the other direction, and thus the spatially relative terms may be interpreted differently dePE n ding on the orientations.
  • exemplary embodiment of a display device is described under the assumption that it is an organic light emitting diode (“OLED”) display device.
  • OLED organic light emitting diode
  • exemplary embodiments are not limited thereto, and an exemplary embodiment of a display device may be applied to a liquid crystal display (“LCD”) device.
  • LCD liquid crystal display
  • FIG. 1 is a schematic plan view of a display device according to an exemplary embodiment
  • FIG. 2 is a cross-sectional view of the display device taken along line I-I′ of FIG. 1 according to an exemplary embodiment of the present inventive concept
  • FIGS. 3, 4, and 5 are cross-sectional views of a thin film transistor according to one or more exemplary embodiments of the present inventive concept.
  • an exemplary embodiment of a display device may include a substrate 110 , a semiconductor layer 120 , a first insulating layer 130 , a gate wiring 140 , a second insulating layer 150 , an electrode structure 160 , a third insulating layer 170 , a data wiring 180 , a fourth insulating layer 190 , a pixel electrode 195 , a pixel defining layer 197 , an organic light emitting layer 200 , and a common electrode 300 .
  • the substrate 110 may be an insulating substrate, e.g., a plastic substrate, which has light transmitting characteristics and flexibility.
  • exemplary embodiments may not be limited thereto, and the substrate 110 may include a hard substrate such as a glass substrate.
  • the glass substrate may be thin enough to be flexible.
  • the semiconductor layer 120 may be disposed on the substrate 110 .
  • a buffer layer may be disposed between the substrate 110 and the semiconductor layer 120 .
  • the buffer layer may prevent or significantly reduce the impurities in the substrate 110 from permeating upwardly.
  • the semiconductor layer 120 may be a polycrystalline silicon obtained by crystallizing an amorphous silicon layer.
  • the semiconductor layer 120 may include a channel area 121 , a source area 122 , a drain area 123 , a lightly doped source (LDS) area 124 , and a lightly doped drain (LDD) area 125 , for example.
  • LDS lightly doped source
  • LDD lightly doped drain
  • the channel area 121 may be a portion of the semiconductor layer 120 overlapping a gate electrode 143
  • the source area 122 may be a portion of the semiconductor layer 120 connected to a source electrode 183
  • the drain area 123 is a portion of the semiconductor layer 120 connected to a drain electrode 185 .
  • the channel area 121 , the source area 122 , and the drain area 123 may be described in detail below.
  • the LDS area 124 may be a portion of the semiconductor layer 120 , and may be formed between the source area 122 and the channel area 121 .
  • the LDD area 125 may be a portion of the semiconductor layer 120 , and may be formed between the channel area 121 and the drain area 123 .
  • Each of the source area 122 and the drain area 123 may be an area doped with n-type impurities at a high concentration
  • each of the LDS area 124 and the LDD area 125 may be an area doped with n-type impurities at a lower concentration than the concentration in the source area 122 and the drain area 123
  • the n-type impurity may include at least one selected from the group comprising: phosphorus (P) and arsenic (As).
  • each of the source area 122 and the drain area 123 may be an area doped with p-type impurities at a high concentration
  • each of the LDS area 124 and the LDD area 125 may be an area doped with p-type impurities at a lower concentration than the concentration in the source area 122 and the drain area 123
  • the p-type impurity may include at least one selected from the group comprising: Boron (B) and Aluminium (Al).
  • a doping concentration of the source area 122 and the drain area 123 may be about ⁇ 10 15 /cm 3
  • a doping concentration of the LDS area 124 and the LDD area 125 may be about ⁇ 10 13 /cm 3
  • the doping concentration for the source area 122 and the drain area 123 may be higher than the doping concentration for the LDS area 124 and the LDD area 125
  • exemplary embodiments may not be limited thereto.
  • the channel area 121 may not be doped with the n-type impurity, but in a manufacturing process, the channel area 121 may be doped with an n-type impurity at a lower concentration than the n-type impurity concentrations for the LDS area 124 and the LDD area 125 .
  • the first insulating layer 130 may be disposed on the substrate 110 on which the semiconductor layer 120 may be disposed.
  • the first insulating layer 130 may include silicon oxide (SiO x ), silicon nitride (SiN x ), or the like.
  • the first insulating layer 130 may further include aluminum oxide (AlxOy), titanium oxide (TiOx), tantalum oxide (TaxOy), zirconium oxide (ZrOx), or the like.
  • the gate wiring 140 may be disposed on the first insulating layer 130 .
  • the gate wiring 140 may include a gate line 141 extending in a first direction D 1 .
  • the gate electrode 143 may branch off from the gate line 141 , and may extend in a different direction from the first direction D 1 .
  • the gate electrode 143 may extend in a second direction D 2 .
  • the gate electrode 143 may be disposed to overlap the channel area 121 of the semiconductor layer 120 as shown in FIG. 1 and FIG. 2 .
  • the gate wiring 141 and 143 may include aluminum (Al) or alloys thereof, silver (Ag) or alloys thereof, copper (Cu) or alloys thereof, molybdenum (Mo) or alloys thereof, chromium (Cr), tantalum (Ta), titanium (Ti), and/or the like.
  • the gate wiring 140 may have a multilayer structure including two or more conductive layers (not illustrated) having different physical properties.
  • a first conductive layer of the multilayer structure may include a low resistivity metal, e.g., an aluminum (Al)-based metal, a silver (Ag)-based metal, and a copper (Cu)-based metal, to reduce a signal delay or a voltage drop
  • a second conductive layer of the multilayer structure may include a material, e.g., a molybdenum (Mo)-based metal, chromium (Cr), titanium (Ti), or tantalum (Ta), which may impart excellent contact properties with indium tin oxide (ITO) and indium zinc oxide (IZO).
  • Mo molybdenum
  • Cr chromium
  • Ti titanium
  • Ta tantalum
  • Exemplary examples of the multilayer structure may include a chromium (Cr) lower layer and the aluminum (Al) upper layer, the aluminum (Al) lower layer and the molybdenum (Mo) upper layer, and the titanium (Ti) lower layer and the copper (Cu) upper layer.
  • the gate wiring 140 may include various kinds of metals and conductors. The gate wiring 140 may be simultaneously provided in the substantially same process, while, for example, the lower layer and the upper layer may be provided in the different processes.
  • the second insulating layer 150 may be disposed on the substrate 110 on which the gate wiring 141 and 143 may be disposed.
  • the second insulating layer 150 may include substantially the same material as that included in the first insulating layer 130 .
  • the electrode structure 160 may be disposed on the second insulating layer 150 .
  • the electrode structure 160 may pass through the second insulating layer 150 to be connected to the gate electrode 143 .
  • the electrode structure 160 may be connected to the gate electrode 143 through a via hole 155 defined in the second insulating layer 150 .
  • FIGS. 1 and 2 may illustrate three via holes 155 that may connect the electrode structure 160 with the gate electrode 143 .
  • the number of the via holes 155 may not be limited thereto, and at least one via hole 155 may be defined in the second insulating layer 150 .
  • the electrode structure 160 may be depicted as having a quadrangular shape when viewed from the third direction D 3 , but exemplary embodiments may not be limited thereto.
  • the electrode structure 160 may have various shapes, when viewed from the third direction D 3 , such as a triangular shape, a circular shape, and a polygonal shape.
  • the electrode structure 160 may have an island shape when viewed from the third direction D 3 .
  • an exemplary embodiment of the electrode structure 160 may include a first area 161 overlapping the gate electrode 143 , a second area 164 overlapping the LDS area 124 of the semiconductor layer 120 , and a third area 165 overlapping the LDD area 125 of the semiconductor layer 120 .
  • the electrode structure 160 may include the first area 161 overlapping the gate electrode 143 and the second area 164 overlapping the LDS area 124 of the semiconductor layer 120 .
  • the electrode structure 160 may include the first area 161 overlapping the gate electrode 143 and the third area 165 overlapping the LDD area 125 of the semiconductor layer 120 .
  • the electrode structure 160 may include the second area 164 overlapping the LDS area 124 of the semiconductor layer 120 and the third area 165 overlapping the LDD area 125 of the semiconductor layer 120 .
  • An exemplary embodiment of the electrode structure 160 may include substantially the same material as that included in the gate wiring 140 .
  • the electrode structure 160 is connected to the gate electrode 143 , and the voltage applied to the electrode structure 160 may be substantially the same voltage applied to the gate electrode 143 .
  • the second area 164 of the electrode structure 160 may be disposed to overlap the LDS area 124 of the semiconductor layer 120 , which may generate a vertical electric field.
  • the vertical electric field may diminish an electric field generated between the gate electrode 143 and the LDS area 124 , thus modifying element properties of the TFT.
  • the third area 165 of the electrode structure 160 may be disposed to overlap the LDD area 125 of the semiconductor layer 120 to generate a vertical electric field.
  • the vertical electric field may diminish an electric filed generated between the gate electrode 143 and the LDD area 125 , thus modifying element properties of the TFT.
  • the third insulating layer 170 may be disposed on the second insulating layer 150 on which the electrode structure 160 may be disposed.
  • the third insulating layer 170 may include substantially the same material as that included in the first insulating layer 130 .
  • the data wiring 180 may be disposed on the third insulating layer 170 .
  • the data wiring 180 may include a data line 181 extending in the second direction D 2 (which intersects with the first direction D 1 ), the source electrode 183 branching off from the data line 181 , and the drain electrode 185 spaced apart from the source electrode 183 .
  • the source electrode 183 may pass through the first insulating layer 130 , the second insulating layer 150 , and the third insulating layer 170 to be connected to the source area 122 of the semiconductor layer 120 .
  • the drain electrode 185 may pass through the first insulating layer 130 , the second insulating layer 150 , and the third insulating layer 170 to be connected to the drain area 123 of the semiconductor layer 120 .
  • the data wiring 180 may include substantially the same material as that included in the gate wiring 140 .
  • data line 181 , the source electrode 183 , and the drain electrode 185 may include material that may be substantially the same as the gate line 141 and the gate electrode 143 .
  • the fourth insulating layer 190 may be disposed on the third insulating layer 170 on which the data wiring 181 , 183 , and 185 is disposed.
  • the fourth insulating layer 190 may include substantially the same material as that included in the first insulating layer 130 .
  • the pixel electrode 195 may be disposed on the fourth insulating layer 190 .
  • the pixel electrode 195 may pass through the fourth insulating layer 190 to be connected to the drain electrode 185 .
  • the pixel electrode 195 may include a transparent conductive material.
  • the pixel electrode 195 may include indium tin oxide (ITO), indium zinc oxide (IZO), indium tin zinc oxide (ITZO), and aluminum zinc oxide (AZO).
  • the pixel defining layer 197 may be disposed on the fourth insulating layer 190 . In one example, the pixel defining layer 197 may be disposed at an edge portion of the pixel electrode 195 as shown in FIG. 2 .
  • the pixel defining layer 197 may include a silica-based inorganic material and a resin such as a polyacrylate resin or a polyimide resin.
  • the organic light emitting layer 200 may be disposed on the pixel electrode 195 defined by the pixel defining layer 197 .
  • the organic light emitting layer 200 may include a multilayer structure including at least one of a hole injection layer (HIL), a hole transporting layer (HTL), an electron transporting layer (ETL), and an electron injection layer (EIL).
  • HIL hole injection layer
  • HTL hole transporting layer
  • ETL electron transporting layer
  • EIL electron injection layer
  • the common electrode 300 may be disposed on the organic light emitting layer 200 and the pixel defining layer 197 .
  • the common electrode 300 may include the transparent conductive material such as indium tin oxide (ITO), indium zinc oxide (IZO), indium tin zinc oxide (ITZO), and aluminum zinc oxide (AZO).
  • FIGS. 6A, 6B, 6C, 6D, 6E, and 6F are views illustrating a method of manufacturing a thin film transistor according to one or more exemplary embodiments of the present inventive concept.
  • a non-doped semiconductor layer 120 a may be formed on the substrate 110 .
  • the first insulating layer 130 may be disposed over the substrate 110 on which the non-doped semiconductor layer 120 a is formed, a gate wiring forming material may be coated over the first insulating layer 130 , and then a first etching prevention layer PR 1 is formed thereon.
  • the gate wiring forming material may be wet-etched using the first etching prevention layer PR 1 such that the gate line (not illustrated) and the gate electrode pattern 143 a may be formed.
  • the first etching prevention layer PR 1 and the gate electrode pattern 143 a may be disposed to overlap an area provided with the channel area and low doping concentration area, which may be described below.
  • the high concentration of n-type impurity may be provided using the first etching prevention layer PR 1 and the gate electrode pattern 143 a, formed hereinabove, as a mask. Accordingly, opposite end portions of the non-doped semiconductor layer 120 a may receive the n-type impurity, and form the source area 122 and the drain area 123 , respectively, which are doped with the high concentration of n-type impurities.
  • the first etching prevention layer PR 1 may be ashed to form a second etching prevention layer PR 2 , and the gate electrode pattern 143 a may be wet-etched using the second etching prevention layer PR 2 such that the gate electrode 143 is formed. Accordingly, a portion of the non-doped semiconductor layer 120 a may be further exposed to form the low doping concentration areas 124 and 125 .
  • the second etching prevention layer PR 2 and the gate electrode 143 may be formed to overlap an area of the non-doped semiconductor layer 120 a that may form the channel area, which may be described hereinbelow.
  • a low concentration of n-type impurity may be provided using the second etching prevention layer PR 2 and the gate electrode 143 , formed hereinabove, as the mask.
  • the low concentration of n-type impurity (N ⁇ ) may be less than the high concentration of n-type impurity described with reference to FIG. 6B .
  • the non-doped semiconductor layer 120 a may form the channel area 121 , and the low doping concentration areas 124 and 125 may be formed between the channel area 121 and the source area 122 , and between the channel area 121 and the drain area 123 , respectively.
  • the channel area 121 , the source area 122 , the drain area 123 , and the low doping concentration areas 124 and 125 may be collectively referred to as the semiconductor layer 120 .
  • the low doping concentration areas 124 and 125 may include the LDS area 124 between the channel area 121 and the source area 122 and the LDD area 125 between the channel area 121 and the drain area 123 .
  • the second etching prevention layer PR 2 may be removed, and the second insulating layer 150 may be formed on the first insulating layer 130 on which the gate electrode 143 is formed. Subsequently, the via hole 155 exposing a portion of the gate electrode 143 may be defined in the second insulating layer 150 .
  • the electrode structure 160 may be formed on the second insulating layer 150 , and may be connected to the gate electrode 143 through the via hole 155 .
  • the electrode structure 160 may be formed to overlap at least one of the low doping concentration areas 124 and 125 of the semiconductor layer 120 when viewed in the third direction D 3 .
  • the electrode structure 160 may include the first area 161 overlapping the gate electrode 143 , the second area 164 overlapping the LDS area 124 of the semiconductor layer 120 , and the third area 165 overlapping the LDD area 125 of the semiconductor layer 120 .
  • FIGS. 7A, 7B, 7C, 7D, and 7E are views illustrating a method of manufacturing a thin film transistor according to one or more exemplary embodiments of the present inventive concept.
  • the non-doped semiconductor layer 120 a may be formed on the substrate 110 .
  • the first insulating layer 130 may be formed over the substrate 110 on which the non-doped semiconductor layer 120 a is formed, a gate wiring forming material may be coated over the first insulating layer 130 , and then a first etching prevention layer PR 1 is formed thereon.
  • the first etching prevention layer PR 1 may be formed to overlap an area forming the channel area and the low doping concentration area. Subsequently, the gate wiring forming material may be wet-etched using the first etching prevention layer PR 1 . In such an exemplary embodiment, by virtue of characteristics of the wet-etching process employed, the gate electrode 143 may be formed to have a less width than that of the first etching prevention layer PR 1 .
  • the high concentration of n-type impurity may be doped using the first etching prevention layer PR 1 as the mask. Accordingly, opposite end portions of the non-doped semiconductor layer 120 a may receive the low concentration of n-type impurity, and form the source area 122 and the drain area 123 , respectively, which are doped with the high concentration of n-type impurities.
  • the first etching prevention layer PR 1 may be removed, and the low concentration of n-type impurity (N ⁇ ) may be doped using the gate electrode 143 as the mask.
  • the low concentration of n-type impurity (N ⁇ ) may be less than the high concentration of n-type impurity described with reference to FIG. 7B .
  • the non-doped semiconductor layer 120 a may form the channel area 121 , and the low doping concentration areas 124 and 125 may be formed between the channel area 121 and the source area 122 and between the channel area 121 and the drain area 123 , respectively.
  • the channel area 121 , the source area 122 , the drain area 123 , and the low doping concentration areas 124 and 125 may be collectively referred to as the semiconductor layer 120 .
  • the low doping concentration areas 124 and 125 may include an LDS area 124 between the channel area 121 and the source area 122 , and an LDD area 125 between the channel area 121 and the drain area 123 , respectively.
  • the second insulating layer 150 may be formed on the first insulating layer 150 on which the gate electrode 143 is formed. Subsequently, the via hole 155 exposing a portion of the gate electrode 143 is defined in the second insulating layer 150 .
  • the electrode structure 160 connected to the gate electrode 143 through the via hole 155 may be formed on the second insulating layer 150 .
  • the electrode structure 160 may be formed to overlap at least one of the low doping concentration areas 124 and 125 of the semiconductor layer 120 when viewed in the third direction D 3 .
  • the electrode structure 160 may include the first area 161 overlapping the gate electrode 143 , the second area 164 overlapping the LDS area 124 of the semiconductor layer 120 , and the third area 165 overlapping the LDD area 125 of the semiconductor layer 120 .
  • FIGS. 8A, 8B, 8C, and 8D are views illustrating a method of manufacturing a thin film transistor according to one or more exemplary embodiments of the present inventive concept.
  • the non-doped semiconductor layer 120 a may be formed on the substrate 110 .
  • the first insulating layer 130 may be formed over the substrate 110 on which the non-doped semiconductor layer 120 a is formed, and a gate electrode 143 may be formed on the first insulating layer 130 .
  • the gate electrode 143 may be formed to overlap an area forming the channel area.
  • the low concentration of n-type impurity may be doped using the gate electrode 143 as the mask. Accordingly, opposite end portions of the non-doped semiconductor layer 120 a may receive the low concentration of n-type impurity and form the low doping concentration areas 124 and 125 , respectively, which are doped with the low concentration of n-type impurities.
  • the second insulating layer 150 may be formed on the first insulating layer 130 on which the gate electrode 143 is formed. Subsequently, the via hole 155 exposing a portion of the gate electrode 143 is defined in the second insulating layer 150 .
  • the electrode structure 160 connected to the gate electrode 143 through the via hole 155 may be formed on the second insulating layer 150 .
  • the electrode structure 160 may include the first area 161 overlapping the gate electrode 143 , the second area 164 overlapping the LDS area 124 of the semiconductor layer 120 , and the third area 165 overlapping the LDD area 125 of the semiconductor layer 120 .
  • the high concentration of n-type impurity may be provided in the third direction D 3 using the electrode structure 160 as the mask. Accordingly, the non-doped semiconductor layer 120 a may form the channel area 121 , and portions of the low doping concentration areas 124 and 125 not overlapping the electrode structure 160 may be provided with the high concentration of n-type impurities to form the source area 122 and the drain area 123 .
  • a TFT further includes the electrode structure that forms, along with the lightly doped area, a vertical electric field, thus adjusting an electric field in the lightly doped area, such that element properties of the TFT may be modified.
US15/682,113 2016-08-22 2017-08-21 Thin film transistor, manufacturing method thereof, and display device including the same Active US10090401B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020160106200A KR102661120B1 (ko) 2016-08-22 2016-08-22 박막 트랜지스터, 박막 트랜지스터 제조 방법, 및 이를 포함하는 표시 장치
KR10-2016-0106200 2016-08-22

Publications (2)

Publication Number Publication Date
US20180053836A1 US20180053836A1 (en) 2018-02-22
US10090401B2 true US10090401B2 (en) 2018-10-02

Family

ID=61192196

Family Applications (1)

Application Number Title Priority Date Filing Date
US15/682,113 Active US10090401B2 (en) 2016-08-22 2017-08-21 Thin film transistor, manufacturing method thereof, and display device including the same

Country Status (3)

Country Link
US (1) US10090401B2 (zh)
KR (1) KR102661120B1 (zh)
CN (2) CN116565027A (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102592105B1 (ko) * 2018-08-06 2023-10-20 삼성디스플레이 주식회사 표시 장치 및 그 구동 방법
CN110212035B (zh) * 2018-08-10 2023-12-19 友达光电股份有限公司 晶体管结构及其操作方法
CN109148597A (zh) * 2018-08-20 2019-01-04 深圳市华星光电技术有限公司 薄膜晶体管及其制备方法
CN111916492B (zh) * 2020-08-31 2021-12-24 武汉华星光电技术有限公司 Tft器件及其制备方法、阵列基板

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10233511A (ja) 1997-02-21 1998-09-02 Toshiba Corp 薄膜トランジスタ装置及び薄膜トランジスタ装置の製造方法並びに液晶表示装置
US20050112807A1 (en) 2003-11-25 2005-05-26 Jae-Bon Koo Thin film transistor, method of fabricating the same and flat panel display using thin film transistor
KR20140087608A (ko) 2012-12-31 2014-07-09 엘지디스플레이 주식회사 박막트랜지스터 및 그 제조 방법
KR20140102561A (ko) 2013-02-14 2014-08-22 삼성디스플레이 주식회사 박막 반도체 장치, 유기 발광 표시 장치, 및 이의 제조 방법

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20010043359A (ko) * 1999-03-10 2001-05-25 모리시타 요이찌 박막 트랜지스터와 패널 및 그들의 제조 방법
JP4439766B2 (ja) * 2001-08-02 2010-03-24 シャープ株式会社 薄膜トランジスタ装置及びその製造方法
KR20040058714A (ko) * 2002-12-27 2004-07-05 엘지.필립스 엘시디 주식회사 액정 표시 장치의 박막 트랜지스터 제조 방법
TWI220072B (en) 2003-02-19 2004-08-01 Toppoly Optoelectronics Corp TFT structure with LDD region and manufacturing process of the same
KR101026808B1 (ko) * 2004-04-30 2011-04-04 삼성전자주식회사 박막 트랜지스터 표시판의 제조 방법
KR101131793B1 (ko) * 2005-05-31 2012-03-30 삼성전자주식회사 폴리 실리콘형 박막트랜지스터 및 이를 갖는 박막트랜지스터 기판 및 이의 제조 방법
KR102173707B1 (ko) * 2013-05-31 2020-11-04 삼성디스플레이 주식회사 박막 트랜지스터 및 이를 포함하는 유기 발광 표시 장치

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10233511A (ja) 1997-02-21 1998-09-02 Toshiba Corp 薄膜トランジスタ装置及び薄膜トランジスタ装置の製造方法並びに液晶表示装置
US20050112807A1 (en) 2003-11-25 2005-05-26 Jae-Bon Koo Thin film transistor, method of fabricating the same and flat panel display using thin film transistor
KR20050050486A (ko) 2003-11-25 2005-05-31 삼성에스디아이 주식회사 박막 트랜지스터, 이의 제조 방법 및 이를 사용하는 평판표시장치
KR20140087608A (ko) 2012-12-31 2014-07-09 엘지디스플레이 주식회사 박막트랜지스터 및 그 제조 방법
KR20140102561A (ko) 2013-02-14 2014-08-22 삼성디스플레이 주식회사 박막 반도체 장치, 유기 발광 표시 장치, 및 이의 제조 방법
US9196737B2 (en) 2013-02-14 2015-11-24 Samsung Display Co., Ltd. Thin film semiconductor device, organic light-emitting display device, and method of manufacturing the thin film semiconductor device

Also Published As

Publication number Publication date
KR102661120B1 (ko) 2024-04-26
CN116565027A (zh) 2023-08-08
US20180053836A1 (en) 2018-02-22
KR20180021958A (ko) 2018-03-06
CN107768447A (zh) 2018-03-06

Similar Documents

Publication Publication Date Title
US8203662B2 (en) Vertical channel thin-film transistor and method of manufacturing the same
US8912538B2 (en) Thin film transistor array substrate and method for manufacturing the same
US8877534B2 (en) Display device and method for manufacturing the same
US10288925B2 (en) Liquid crystal display device and manufacturing method thereof
US20160093647A1 (en) Thin film transistor substrate and display apparatus using the same
US10090401B2 (en) Thin film transistor, manufacturing method thereof, and display device including the same
US9685461B2 (en) Display device, array substrate and method for manufacturing the same
US10204973B2 (en) Display device and thin-film transistors substrate
US9490310B2 (en) Manufacturing method and structure of thin film transistor backplane
US10403756B2 (en) Thin-film transistor (TFT) and manufacturing method thereof, array substrate and manufacturing method thereof, and display device
KR102322015B1 (ko) 박막트랜지스터 어레이 기판의 제조 방법 및 그에 따라 제조된 박막 트랜지스터 어레이 기판
US20190198594A1 (en) Display apparatus and method of manufacturing the same
US10068925B2 (en) Thin film transistor, thin film transistor panel, and method for manufacturing the same
KR102261760B1 (ko) 박막 트랜지스터 표시판 및 그 제조 방법
US9543336B2 (en) Thin film transistor array panel
US9741861B2 (en) Display device and method for manufacturing the same
KR102314738B1 (ko) 표시장치 및 그 제조방법
TW201503374A (zh) 氧化物半導體薄膜電晶體
US11121261B2 (en) Semiconductor substrate
US20170263735A1 (en) Method of Manufacturing Thin Film Transistor (TFT) and TFT
US20150380437A1 (en) Thin-film transistor array substrate, manufacturing method therefor and display device thereof
CN104205310B (zh) 半导体装置及其制造方法
JP6262477B2 (ja) 薄膜トランジスタ、表示装置用電極基板およびそれらの製造方法
US10319749B1 (en) Array substrate, fabricating method for the same and display device
KR20140111527A (ko) 금속 산화물 반도체를 포함하는 박막 트랜지스터 기판 및 그 제조 방법

Legal Events

Date Code Title Description
AS Assignment

Owner name: SAMSUNG DISPLAY CO., LTD., KOREA, REPUBLIC OF

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:JANG, YONGJAE;KIM, WALJUN;YOON, JOOSUN;REEL/FRAME:043347/0626

Effective date: 20170613

STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4