TWI821704B - 偏心接合結構及其製造方法 - Google Patents
偏心接合結構及其製造方法 Download PDFInfo
- Publication number
- TWI821704B TWI821704B TW110125123A TW110125123A TWI821704B TW I821704 B TWI821704 B TW I821704B TW 110125123 A TW110125123 A TW 110125123A TW 110125123 A TW110125123 A TW 110125123A TW I821704 B TWI821704 B TW I821704B
- Authority
- TW
- Taiwan
- Prior art keywords
- conductive
- via hole
- center
- dielectric layer
- conductive pad
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract description 96
- 238000000059 patterning Methods 0.000 claims abstract description 8
- 238000004519 manufacturing process Methods 0.000 claims description 7
- 230000008569 process Effects 0.000 description 74
- 229910052751 metal Inorganic materials 0.000 description 34
- 239000002184 metal Substances 0.000 description 34
- 238000007747 plating Methods 0.000 description 26
- 229910000679 solder Inorganic materials 0.000 description 16
- 239000007769 metal material Substances 0.000 description 15
- 239000000463 material Substances 0.000 description 14
- 239000000758 substrate Substances 0.000 description 13
- 238000004806 packaging method and process Methods 0.000 description 10
- 239000004065 semiconductor Substances 0.000 description 10
- UMIVXZPTRXBADB-UHFFFAOYSA-N benzocyclobutene Chemical compound C1=CC=C2CCC2=C1 UMIVXZPTRXBADB-UHFFFAOYSA-N 0.000 description 9
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 8
- 229910052802 copper Inorganic materials 0.000 description 8
- 239000010949 copper Substances 0.000 description 8
- 229920002577 polybenzoxazole Polymers 0.000 description 8
- 230000015572 biosynthetic process Effects 0.000 description 7
- 238000012360 testing method Methods 0.000 description 7
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 5
- 229920000642 polymer Polymers 0.000 description 5
- 239000010936 titanium Substances 0.000 description 5
- 229910052719 titanium Inorganic materials 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 5
- 239000004642 Polyimide Substances 0.000 description 4
- 229920002120 photoresistant polymer Polymers 0.000 description 4
- 229920001721 polyimide Polymers 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 238000000151 deposition Methods 0.000 description 3
- 238000005530 etching Methods 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 230000002829 reductive effect Effects 0.000 description 3
- 239000000565 sealant Substances 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 229910000881 Cu alloy Inorganic materials 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 238000004380 ashing Methods 0.000 description 2
- 230000002238 attenuated effect Effects 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 238000007772 electroless plating Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000001465 metallisation Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000465 moulding Methods 0.000 description 2
- 238000005240 physical vapour deposition Methods 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000000523 sample Substances 0.000 description 2
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 2
- 229910010271 silicon carbide Inorganic materials 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 238000012795 verification Methods 0.000 description 2
- 229910017750 AgSn Inorganic materials 0.000 description 1
- -1 AgSnCu Inorganic materials 0.000 description 1
- 229910007116 SnPb Inorganic materials 0.000 description 1
- 238000010521 absorption reaction Methods 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 210000000988 bone and bone Anatomy 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 230000032798 delamination Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 239000008393 encapsulating agent Substances 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 229910001092 metal group alloy Inorganic materials 0.000 description 1
- 238000005272 metallurgy Methods 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000036961 partial effect Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
- 238000010200 validation analysis Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4857—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76895—Local interconnects; Local pads, as exemplified by patent document EP0896365
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3185—Partial encapsulation or coating the coating covering also the sidewalls of the semiconductor body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49838—Geometry or layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5383—Multilayer substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5386—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68345—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during the manufacture of self supporting substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/8119—Arrangement of the bump connectors prior to mounting
- H01L2224/81192—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/921—Connecting a surface with connectors of different types
- H01L2224/9212—Sequential connecting processes
- H01L2224/92122—Sequential connecting processes the first connecting process involving a bump connector
- H01L2224/92125—Sequential connecting processes the first connecting process involving a bump connector the second connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
- H01L2924/1816—Exposing the passive side of the semiconductor or solid-state body
- H01L2924/18161—Exposing the passive side of the semiconductor or solid-state body of a flip chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3512—Cracking
- H01L2924/35121—Peeling or delaminating
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Geometry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Piezo-Electric Transducers For Audible Bands (AREA)
- Diaphragms For Electromechanical Transducers (AREA)
- Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
本揭露實施例提供一種偏心接合結構的製造方法,包括形成第一介電層。形成第一重分佈線路,第一重分佈線路包括延伸到第一介電層中的第一導通孔及在第一介電層上方的第一跡線。形成覆蓋第一重分佈線路的第二介電層。圖案化第二介電層以形成導通孔開口。第一重分佈線路通過導通孔開口露出。在第二介電層中形成第二導通孔。在第二導通孔上方形成導電焊墊,且導電焊墊與第二導通孔接觸。在導電焊墊上方形成導電凸塊。導電焊墊大於導電凸塊,且導電焊墊的第一中心相對該導電凸塊的第二中心偏移。第二導通孔也相對導電凸塊的第二中心偏移。
Description
本發明實施例係關於一種半導體製造技術,特別係有關於一種封裝結構中的偏心接合結構(eccentric bonding structure)及其形成方法。
隨著半導體技術的發展,半導體晶片/晶粒變得越來越小。同時,需要將更多功能整合到半導體晶粒中。因此,半導體晶粒需要越來越多的I/O焊墊封裝到較小的區域中,並且I/O焊墊的密度隨著時間快速地增加。結果,半導體晶粒的封裝變得更加困難,此不利地影響封裝的產出。
一種典型的接合(bonding)結構包括凸塊下金屬層(Under-Bump-Metallurgy,UBM),其為金屬焊墊,以及在凸塊下金屬層上的金屬柱。焊料區域可用於將金屬柱接合到另一個封裝部件的另一個電連接器。
本揭露一些實施例提供一種製造偏心接合結構(eccentric bonding structure)的方法。所述方法包括形成第一介電層。所述方法還包括形成第一重分佈線路,第一重分佈線路包括延伸到第一介電層中的第一導通孔以及在第一介電層上方的第一跡線(trace)。所述方法還包括形成覆蓋第一重分佈線路的第二介電層。所述方法還包括圖案化第二介電層以形成導通孔開口,其中第一重分佈線路通過導通孔開口露出。所述方法還包括在第二介電層中形成第二導通孔,
以及在第二導通孔上方形成導電焊墊,且導電焊墊與第二導通孔接觸。此外,所述方法包括在導電焊墊上方形成導電凸塊。其中,導電焊墊大於導電凸塊,且導電焊墊的第一中心相對該導電凸塊的第二中心偏移(offset),且第二導通孔也相對導電凸塊的第二中心偏移。
本揭露一些實施例提供一種偏心接合結構。所述偏心接合結構包括第一介電層。所述偏心接合結構還包括第一導通孔,延伸到第一介電層中。所述偏心接合結構還包括導電跡線,在第一介電層上方,其中導電跡線在第一導通孔上方並與第一導通孔連接。所述偏心接合結構還包括第二介電層,覆蓋導電跡線。所述偏心接合結構還包括第二導通孔,在第二介電層中。所述偏心接合結構還包括導電焊墊,在第二導通孔上方並接觸第二導通孔,其中導電焊墊具有第一中心。此外,所述偏心接合結構包括導電凸塊,在導電焊墊上方並接觸導電焊墊。其中,導電凸塊具有第二中心,且第二導通孔和導電凸塊的第二中心在導電焊墊的第一中心的兩側。
本揭露一些實施例提供一種偏心接合結構。所述偏心接合結構包括複數個介電層。所述偏心接合結構還包括在介電層中的複數個重分佈線路。重分佈線路中的每一者包括導通孔以及在導通孔上方並與導通孔接觸的跡線,且重分佈線路的一些導通孔彼此堆疊而形成導通孔堆疊,其中導通孔垂直地對準。所述偏心接合結構還包括頂部導通孔,在重分佈線路中的頂部重分佈線路的頂部跡線上方並與頂部跡線接觸。所述偏心接合結構還包括導電焊墊,在頂部導通孔上方並與頂部導通孔接觸。此外,所述偏心接合結構包括導電凸塊,在導電焊墊上方並與導電焊墊連接,其中導電凸塊和頂部導通孔是偏心的。導電焊墊包括第一部分以及第二部分。第一部分延伸超出導電凸塊的第一邊緣一第一距離。第二部分延伸超出導電凸塊的第二邊緣一第二距離,第二距離小於第一距離。第一部分比第二部分窄。
20:載體
22:離型膜
24,28,34,38,42,46:介電層
26,32,36,36A,40,40A,44,44A:重分佈線路(RDL)
30:(導通孔)開口
32L,36L,40L,40L’,44L:(RDL)線路部分/跡線部分
32V,36V,40V,44V,44V’:導通孔部分
44L’:RDL焊墊
44VC,58C,60C:中心(線)
48:導通孔開口
50,57:鍍覆遮罩
51:金屬晶種層
52,52’:開口
53:虛線
54:金屬材料
55,55’:位置
56,56’:(頂部)導通孔
58:導電焊墊
60,60’:導電凸塊
61,61’:線
62,74,82:焊料區域
64:互連部件
64’:互連部件/封裝部件
66,72:電連接器
68:切割線
70,70A,70B,80:封裝部件
71:半導體基板
76,84:底部填充劑
78:密封劑
84A,84B:區域
88A:圓/圓形曲線
88B:割線
88C:彎曲線
200:製程流程
202,204,206,208,210,212,214,216,218,220,222,224:製程
S1,S2,S3:間距
L1,L2:長度
W1,W2,W3:寬度
Dia58,Dia60:直徑
第1圖至第12圖示出根據一些實施例的形成包括偏心接合結構(eccentric bonding structure)的互連部件(interconnect component)的中間階段的剖視圖。
第13圖示出根據一些實施例的包括偏心接合結構的封裝結構。
第14圖示出根據一些實施例的偏心接合結構的剖視圖。
第15圖示出根據一些實施例的偏心接合結構的俯視圖。
第16圖示出根據一些實施例的具有較窄的中間部分的重分佈線路的俯視圖。
第17圖示出根據一些實施例的偏心接合結構的剖視圖。
第18圖示出根據一些實施例的偏心接合結構的俯視圖。
第19圖示出根據一些實施例的具有較窄的中間部分的重分佈線路的俯視圖。
第20圖和第21圖示出根據一些實施例模擬的結構。
第22圖示出根據一些實施例的用於形成包括偏心接合結構的互連部件的製程流程。
以下的揭露內容提供許多不同的實施例或範例以實施本案的不同特徵。以下描述具體的構件及其排列方式的實施例以闡述本揭露。當然,這些實施例僅作為範例,而不該以此限定本揭露的範圍。例如,在說明書中敘述了一第一特徵形成於一第二特徵之上或上方,其可能包含第一特徵與第二特徵是直接接觸的實施例,亦可能包含了有附加特徵形成於第一特徵與第二特徵之間,而使得第一特徵與第二特徵可能未直接接觸的實施例。另外,在本揭露不
同範例中可能使用重複的參考符號及/或標記,此重複係為了簡化與清晰的目的,並非用以限定所討論的各個實施例及/或結構之間有特定的關係。
再者,空間相關用語,例如「在...下方」、「下方」、「較低的」、「上方」、「較高的」及類似的用語,係為了便於描述圖示中一個元件或特徵與另一個(些)元件或特徵之間的關係。除了在圖式中繪示的方位外,這些空間相關用語意欲包含使用中或操作中的裝置之不同方位。設備可能被轉向不同方位(旋轉90度或其他方位),則在此使用的空間相關詞也可依此相同解釋。
本揭露實施例提供一種包括偏心接合結構(eccentric bonding structure)的封裝結構及其形成方法。根據本揭露的一些實施例,形成導電凸塊(可以是金屬柱),並且在導電凸塊下方形成導電焊墊,其中導電焊墊大於導電凸塊。導電焊墊是細長的,並且其一側可以比另一側窄。第一導通孔(via)位於導電焊墊下方並與導電焊墊連接。第一導通孔在垂直方向上相對在上方的導電凸塊的中心偏移(offset)。重分佈線路(redistribution line)位於第一導通孔下方並與第一導通孔連接,並且重分佈線路具有較窄的中間部分。複數個第二導通孔位於第一導通孔下方並與第一導通孔電性連接,並且第二導通孔也相對第一導通孔偏移。導電焊墊和重分佈線路的偏移配置及特定形狀可以避免具有高熱膨脹係數(Coefficient of Thermal Extension,CTE)值的導電凸塊、導電焊墊和導通孔垂直地對準,從而降低應力。本文中討論的實施例係提供示例以使得本揭露的標的能夠被製造或使用,並且本領域的普通技術人員將容易理解,在不同的實施例的預期範圍內可以進行的修改。在各種視圖和說明性實施例中,相似的參考符號用來表示相似的元件。儘管所討論的方法實施例可以特定的順序進行,但是其他方法實施例也可以任何邏輯順序來進行。
第1圖至第12圖示出根據本揭露一些實施例的形成包括偏心接合結構的互連部件(interconnect component)的中間階段的剖視圖。相應的製程也示意
地顯示在第22圖所示的製程流程中。應理解的是,儘管包括偏心接合結構的互連部件是從載體(carrier)開始形成,但是它也可以從其他部件例如裝置晶粒的扇出(fan-out)互連結構、裝置晶粒的部分或中介層基板(interposer)等開始形成。
第1圖示出載體20和形成在載體20上的離型膜22。載體20可以是玻璃載體、矽晶圓、有機載體等。根據一些實施例,載體20可以具有圓形的俯視圖形狀。離型膜22可以由聚合物基材料(例如,光熱轉換(Light-To-Heat-Conversion,LTHC)材料)形成,其能夠在輻射(例如,雷射光束)下分解,從而可以將載體20與將在後續製程中形成的上方的結構剝離。根據本揭露一些實施例,離型膜22包括環氧樹脂基熱釋放材料(thermal-release material),其被塗布到載體20上。
如第1圖至第4圖所示,在離型膜22上方形成多個介電層和多個重分佈線路。相應的製程顯示如第22圖所示的製程流程200中的製程202。參閱第1圖,首先在離型膜22上形成介電層24。根據本揭露一些實施例,介電層24由聚合物形成,該聚合物也可以是光敏材料,例如聚苯噁唑(polybenzoxazole,PBO)、聚醯亞胺(polyimide)、苯並環丁烯(benzocyclobutene,BCB)等,其可以使用光微影製程輕易地圖案化。
根據一些實施例,在介電層24上方形成多個重分佈線路(redistribution lines,RDLs)26。重分佈線路26的形成可以包括在介電層24上方形成晶種層(未示出)、在晶種層上方形成例如光阻的圖案化遮罩(未示出)、然後在露出的晶種層上進行金屬鍍覆(metal plating)製程。接著去除圖案化遮罩和由圖案化遮罩覆蓋的晶種層的部分,而留下如第1圖所示的重分佈線路26。根據本揭露一些實施例,晶種層包括鈦層和在鈦層上方的銅層。可以使用例如物理氣相沉積(Physical Vapor Deposition,PVD)或類似的製程來形成晶種層。可以使用例如化學鍍覆(electro-less plating)來進行鍍覆製程。
進一步參閱第1圖,在重分佈線路26上形成介電層28。介電層28的底表面與重分佈線路26和介電層24的頂表面接觸。根據本揭露一些實施例,介電層28由聚合物形成,其可以是光敏材料,例如聚苯噁唑(PBO)、聚醯亞胺、苯並環丁烯(BCB)等。或者,介電層28可以包括非有機介電材料,例如氧化矽、氮化矽、碳化矽、氮氧化矽等。然後對介電層28圖案化以在其中形成開口30。因此,重分佈線路26的一些部分通過介電層28中的開口30露出。
接下來,參閱第2圖,形成重分佈線路32以連接重分佈線路26。重分佈線路32包括在介電層28上方的金屬跡線(金屬線路)。重分佈線路32還包括延伸到介電層28中的開口30中的導通孔(vias)。重分佈線路32也可以通過鍍覆製程形成,其中每個重分佈線路32包括晶種層(未示出)和在晶種層上方的鍍覆金屬材料。根據一些實施例,重分佈線路32的形成包括沉積延伸到導通孔開口30中的毯狀(blanket)金屬晶種層,並且形成和圖案化鍍覆遮罩(例如,光阻),使其在導通孔開口30上方直接形成開口。然後進行鍍覆製程以鍍覆金屬材料,該金屬材料完全填充導通孔開口30,並且具有比介電層28的頂表面高的一些部分。然後去除鍍覆遮罩,隨後進行蝕刻製程以去除金屬晶種層的露出部分(其原先由鍍覆遮罩所覆蓋)。金屬晶種層和鍍覆金屬材料的剩餘部分為重分佈線路32。
金屬晶種層和鍍覆金屬材料可以由相同材料或不同材料形成。重分佈線路32中的金屬材料可以包括金屬或金屬合金(例如,銅、鋁、鎢或其合金)。重分佈線路32包括線路部分(也稱為跡線(traces)或跡線部分)32L和導通孔部分(也稱為導通孔)32V,其中跡線部分32L形成在介電層28上方,而導通孔部分32V形成在介電層28中。由於跡線部分32L和導通孔部分32V是在相同的鍍覆製程中形成,因此在導通孔部分32V和相應的上方的跡線部分32L之間沒有可區分的界面。而且,每個導通孔部分32V可以具有錐形輪廓,其上方部分比相應的下方部分寬。
參閱第3圖,在重分佈線路32和介電層28上方形成介電層34。介電層34可以使用聚合物形成,該聚合物可以選自與介電層28相同的候選材料組。舉例來說,介電層34可以由聚苯噁唑(PBO)、聚醯亞胺、苯並環丁烯(BCB)等形成。或者,介電層34可以包括非有機介電材料,例如氧化矽、氮化矽、碳化矽、氮氧化矽等。
第3圖還示出重分佈線路36的形成,其電性連接到重分佈線路32。重分佈線路36的形成可以採用類似於形成重分佈線路32的方法和材料。重分佈線路36包括跡線部分(線路部分)36L和導通孔部分(導通孔)36V,其中跡線部分36L形成在介電層34上方,而導通孔部分36V延伸到介電層34中。而且,每個導通孔部分36V可以具有錐形輪廓,其上方部分比相應的下方部分寬。
第4圖示出介電層38、介電層42、重分佈線路40和重分佈線路44的形成。根據本揭露一些實施例,介電層38和介電層42由選自用於形成介電層34和介電層28的同一組候選材料中的材料形成,並且可以包括有機材料或無機材料,如上所述。應理解的是,儘管在所示的示例實施例中,有四個介電層28、34、38和42以及形成在其中的各個重分佈線路32、36、40和44作為示例被討論,但是根據佈線(routing)需求也可以採用更少或更多的介電層和重分佈線路層。
第5圖至第10圖示出根據一些實施例的導通孔56、導電焊墊58和導電凸塊60(第10圖)的形成。參閱第5圖,形成介電層46。相應的製程顯示如第22圖所示的製程流程200中的製程204。根據一些實施例,介電層46由聚合物形成,其可以是光敏材料,例如聚苯噁唑(PBO)、聚醯亞胺、苯並環丁烯(BCB)等。圖案化介電層46以形成導通孔開口48,使得在下方的跡線部分44L的焊墊部分被露出。相應的製程顯示如第22圖所示的製程流程200中的製程206。根據一些實施例,導通孔開口48橫向地相對相應的下方的導通孔部分40V偏移(offset)。如第5圖所示,一些導通孔部分44V相對於相應的上方的跡線部分44L的中心線朝相應
的導通孔開口48的兩相反側偏移。
參閱第6圖,沉積金屬晶種層51。相應的製程顯示如第22圖所示的製程流程200中的製程208。根據一些實施例,金屬晶種層51包括鈦層和在鈦層上方的銅層。根據一些替代實施例,金屬晶種層51包括單一銅層,其與介電層46物理地接觸。然後形成鍍覆遮罩50並對鍍覆遮罩50圖案化,以在鍍覆遮罩50中形成開口52。相應的製程顯示如第22圖所示的製程流程200中的製程210。導通孔開口48位於開口52下方並與之連接。開口52的俯視圖形狀可以是不規則的,例如具有如第15圖所示的導電焊墊58的形狀。
參閱第7圖,通過鍍覆製程沉積金屬材料54。相應的製程顯示如第22圖所示的製程流程200中的製程212。該鍍覆製程可以包括電化學鍍覆(electrochemical plating)、化學鍍覆(electroless plating)等。根據一些實施例,金屬材料54包括銅或銅合金。可以調整製程條件,使得鍍覆金屬材料54的頂表面為平坦的。根據一些替代實施例,金屬材料的頂表面的一些部分可以具有凹部(如虛線53所示),該些凹部是由於填充導通孔開口48而形成(第7圖)。
在隨後的製程中,例如通過灰化(ashing)製程以去除可以是光阻的鍍覆遮罩50。相應的製程顯示如第22圖所示的製程流程200中的製程214。因此,在下方的金屬晶種層51的部分被露出。
參閱第8圖,在未去除金屬晶種層51的情況下,在金屬晶種層51和鍍覆金屬材料54上形成鍍覆遮罩57。鍍覆遮罩57具有開口52’。相應的製程顯示如第22圖所示的製程流程200中的製程216。接下來,通過鍍覆製程形成導電凸塊60,該鍍覆製程例如可以是電化學鍍覆製程或化學鍍覆製程。相應的製程顯示如第22圖所示的製程流程200中的製程218。導電凸塊60的整體可以由例如銅或銅合金的均質材料形成。導電凸塊60和下方的鍍覆金屬材料54可以在它們之間具有可區分的界面,或者可以彼此融合(例如,當兩者均由銅形成時)而在兩
者之間沒有可區分的界面。導電凸塊60由於其形狀也被稱為金屬柱或金屬棒。例如,第21圖示出示例性的導電凸塊60,其具有圓形的俯視圖形狀,然而取決於開口52的俯視圖形狀,也可以採用例如六邊形、八邊形等的其他形狀。
第9圖進一步示出根據一些實施例的焊料區域62的沉積,其也可通過鍍覆製程來沉積。焊料區域62可以由無鉛銲料形成或包括無鉛銲料,例如AgSn、AgSnCu、SnPb等。根據一些替代實施例,沒有形成焊料區域62。
在隨後的製程中,例如通過灰化製程以去除鍍覆遮罩57。相應的製程顯示如第22圖所示的製程流程200中的製程220。接下來,進行蝕刻製程(可以是濕式蝕刻製程或乾式蝕刻製程)以去除金屬晶種層51的露出部分。相應的製程顯示如第22圖所示的製程流程200中的製程222。金屬晶種層51的直接在鍍覆金屬材料54下方的部分被留下。在整篇說明書中,金屬材料54和下方的金屬晶種層51的剩餘部分統稱為導通孔56(也稱為頂部導通孔)和導電焊墊58。所得的結構如第10圖所示。導通孔56是在介電層46中的部分,而導電焊墊58是在介電層46上方的部分。導通孔56和導電焊墊58中的每一者可以包括金屬晶種層51的剩餘部分和一部分的鍍覆金屬材料54。導電凸塊60直接在導電焊墊58上方,並且從導電焊墊58的邊緣橫向地凹入(recessed)。或者說,導電焊墊58具有比導電凸塊更大的俯視圖尺寸。
在整篇說明書中,在離型膜22上方的結構被稱為互連部件(interconnect component)64。在隨後的製程中,可以將互連部件64放置在支架(未示出)上,並使得焊料區域62黏附到支架中的膠帶上。然後,使互連部件64從載體20上脫離(de-bonded),例如通過將紫外線或雷射光束投射在離型膜22上,使得離型膜22在紫外線或雷射光束的熱量下分解。相應的製程顯示如第22圖所示的製程流程200中的製程224。因此,從載體20上分離互連部件64。所得的互連部件64如第11圖所示。在所得的結構中,介電層24可以被露出。焊料區域62(如果
有形成)可以進行回焊(reflowed)以具有圓形表面。
進一步參閱第11圖,形成電連接器66以電性連接到重分佈線路26。根據一些實施例,電連接器66是凸塊下金屬層(UBMs),其形成過程可以包括圖案化介電層24以形成開口、沉積金屬晶種層(可以包括鈦層和在鈦層上的銅層)、形成和圖案化鍍覆遮罩、鍍覆導電材料、去除鍍覆遮罩、以及蝕刻金屬晶種層。根據一些其他實施例,電連接器66是焊料區域,且其形成過程可以包括圖案化介電層24(例如,通過雷射鑽孔)以形成開口、將焊球放入開口中、以及進行回焊製程以回焊焊料區域。
在隨後的製程中,互連部件64在分割製程中被切開以形成多個相同的互連部件64’(也稱為封裝部件64’)。可以通過沿著切割線68切開互連部件64來進行分割製程。
互連部件64’可以用於形成封裝結構。第12圖示出一示例性封裝結構的部分,其包括接合到封裝部件70的互連部件64’。根據一些實施例,在封裝部件70的表面上的電連接器72可以通過焊料區域74接合到互連部件64’。焊料區域74可以包括如第11圖所示的焊料區域62。電連接器72可以是凸塊下金屬層(UBMs)、金屬柱、接合焊墊等。根據一些替代實施例,電連接器72為金屬柱,並且通過直接金屬對金屬的接合方式(direct metal-to-metal bonding)而接合到導電凸塊60。在這些實施例中,沒有形成焊料區域62(第11圖),並且導電凸塊60通過直接金屬對金屬的接合方式而物理地連接到電連接器72。根據一些實施例,分配底部填充劑76到封裝部件70和互連部件64’之間的間隙中。底部填充劑76與導電焊墊58的延伸部分的頂表面和側壁接觸,其中所述延伸部分橫向地延伸超出上方的導電凸塊60的邊緣。分配密封劑78,其可以包括或由模塑料形成。可以執行平坦化製程以使封裝部件70的頂表面與密封劑78的頂表面齊平。
第13圖示出互連部件64’的一應用。第12圖所示的結構也可以是第
13圖所示的結構的一部分。每個互連部件64’接合到一或多個封裝部件70(作為示例,包括封裝部件70A和封裝部件70B)。在第13圖中未詳細顯示某些結構(例如,偏心接合結構)的細節,可以參考第11圖至第12圖及第14圖至第18圖來找到這些細節。根據一些實施例,封裝部件70包括邏輯晶粒,其可以是中央處理單元(Central Processing Unit,CPU)晶粒、圖形處理單元(Graphic Processing Unit,GPU)晶粒、行動應用晶粒、微控制單元(Micro Control Unit,MCU)晶粒、輸入輸出(input-output,IO)晶粒、基頻(BaseBand,BB)晶粒、應用處理器(Application processor,AP)晶粒等。封裝部件70也可以包括記憶體晶粒,例如動態隨機存取記憶體(Dynamic Random Access Memory,DRAM)晶粒、靜態隨機存取記憶體(Static Random Access Memory,SRAM)晶粒等。記憶體晶粒可以是分開的記憶體晶粒,或者可以是包括多個堆疊的記憶體晶粒的晶粒堆疊(die stack)形式。封裝部件70也可以包括晶片上系統(System-on-Chip,SOC)晶粒。
根據一些實施例,封裝部件70包括封裝部件70A,其可以是邏輯晶粒或晶片上系統(SOC)晶粒。根據一些實施例,封裝部件70A包括半導體基板71和積體電路裝置(未示出,例如包括電晶體)。封裝部件70可以進一步包括封裝部件70B,其可以是記憶體晶粒或記憶體堆疊。圖中還示出了底部填充劑76和密封劑78。
互連部件64’進一步接合到封裝部件80。根據一些實施例,封裝部件80是或者包括中介層基板、封裝基板、印刷電路板等。可以通過焊料區域82來實現接合。底部填充劑84被分配在互連部件64’和封裝部件80之間。
第14圖和第15圖分別示出根據一些實施例之偏心接合結構的部分的剖視圖和俯視圖。所示部分是在第12圖中的區域84A中。根據一些實施例,導電凸塊60具有對稱結構,其可以是旋轉對稱的,例如圓柱體。例如,第15圖示出導電凸塊60可以具有圓形的俯視圖形狀。導電凸塊60的中心(線)60C相對導電
焊墊58的中心(線)58C偏移。根據一些其他實施例,導電凸塊60可以具有其他對稱的俯視圖形狀,選自包括但不限於六邊形、八邊形等的形狀,其也對稱於中心60C。導通孔56相對導電焊墊58的中心58C偏移,並且導通孔56和導電凸塊60朝導電焊墊58的中心58C的相反方向偏移。例如,在第14圖和第15圖中,導通孔56向左偏移,而導電凸塊60的中心60C向右偏移。另一方面,導通孔部分44V也相對導通孔56偏移。導通孔部分40V、36V和32V可以與導通孔部分44V垂直地對準,或者可以相對導通孔部分44V偏移。在整篇說明書中,由於導通孔56和導電凸塊60的中心線未對準,因此相應的接合結構被稱為偏心接合結構。
參閱第15圖,導電焊墊58具有在X方向上測量的長度L1。在Y方向上,導電焊墊58具有可以等於或小於長度L1的最大寬度W1。導電焊墊58可以相對於在X方向上延伸並穿過中心58C的線61對稱,並且可以相對於在Y方向上延伸並穿過中心58C的線61’不對稱。例如,導電焊墊58的在中心58C左側的左側部分可以小於在中心58C右側的右側部分。例如,可以將導電焊墊58的形狀當作是從一圓88A(以中心60C為圓的中心)開始設計,並切掉割線88B外側的部分。割線88B彼此不平行。因此,導電焊墊58具有平坦的頂表面、平坦的底表面、以及在頂表面和底表面之間的四個側壁。其中兩個側壁是弧形側壁,而另兩個側壁是筆直側壁(對應於割線88B)。弧形側壁和筆直側壁是交替排列。導電焊墊58的俯視圖具有水滴形狀。導電焊墊58的邊緣也可以包括一些具有圓形曲線88A的邊緣(彎曲的左側邊緣和彎曲的右側邊緣)。根據一些替代實施例,也可以採用一側比另一側寬的其他形狀。例如,在一示例中,代替具有直線割線88B作為導電焊墊58的邊緣,也可以以彎曲線88C作為導電焊墊58的邊緣。
在傳統結構中,導電凸塊60和導電焊墊58會與中心58C同心,而中心58C與中心60C位於同一位置,並且導通孔56會與中心60C對準。然而,這會產生問題。舉例來說,導電凸塊60、導電焊墊58c以及導通孔部分44V、40V和36V
是由金屬形成,其具有比周圍材料例如介電層46、42和38以及底部填充劑76等的熱膨脹係數(Coefficient of Thermal Expansion,CTE)大得多的熱膨脹係數(CTE)值。當導通孔56和導通孔部分44V(以及可能的導通孔部分40V和36V)也對準中心60C時,在所得結構中將存在大的應力,此可能導致分層(delamination)和跡線斷裂。如果導通孔部分44V橫向地移動(同時導通孔56仍對準中心60C)以相對導電焊墊58偏移以減小應力,則所得結構將佔據較大的晶片區域。
在本揭露的實施例中,導通孔56相對中心58C偏移,並且是在與導電凸塊60的偏移方向(朝右)相反的方向(朝左)上偏移。因此,從導電凸塊60施加到導通孔56的應力衰減。此外,導通孔部分44V也可以相對導通孔56偏移,從而可以進一步減小從導電凸塊60施加到導通孔部分44V的應力。舉例來說,當溫度升高並且導電凸塊60施加向下的應力時,由於導通孔56相對導電凸塊60偏移,所以一部分的應力被導電焊墊58衰減。由於跡線部分44L的可撓性,應力在傳遞到導通孔部分44V之前被進一步減弱。
回到第14圖,根據一些實施例,導通孔56相對導電焊墊58的中心58C偏移間距S1。偏移間距S1可以等於或大於約8.5μm,並且可以在大約8.5μm和大約20μm之間的範圍內。此外,希望導通孔56至少部分地與導電凸塊60重疊。例如,第14圖示出導通孔56的右側部分與導電凸塊60重疊,而導通孔56的左側部分延伸超出導電凸塊60的左側邊緣。導電凸塊60的(至少部分)重疊有利於允許導通孔56支撐導電焊墊58和導電凸塊60兩者,並接收從導電凸塊60傳來的一部分(但不是全部的)力。這也允許跡線部分44L吸收足夠量的應力。
根據一些替代實施例,如第15圖所示,導通孔56可以稍微地向右移動到位置55,而使得整個導通孔56與導電凸塊60重疊。例如,在一些實施例中,導通孔56的左側邊緣可以與導電凸塊60的左側邊緣對準(或向其右側移動)。根據一些替代實施例,如第15圖所示,當導通孔56形成於位置55’時,導通孔56
相對導電凸塊60完全偏移。
此外,如第14圖和第15圖所示,導通孔56相對中心60C偏移,並且可以向中心58C的左側偏移或與中心58C對準。從第15圖可以了解到,將導電焊墊58的尺寸增加到大於導電凸塊60的尺寸允許導通孔56位移期望的距離。另一方面,減小導電焊墊58的左側部分的尺寸可以避免不必要地增加不需要的導電焊墊58的尺寸。
根據一些實施例,導通孔56和導通孔部分44V在中心58C的兩側,且導通孔56和導通孔部分44V都沒有任何部分被中心(線)58C穿過。從中心58C朝相反方向偏移導通孔56和導通孔部分44V可以導致導通孔56和導通孔部分44V之間的距離增加,以及跡線部分44L的連接導通孔56和導通孔部分44V的部分的長度增加。這還可以增加跡線部分44L吸收應力的能力。另一方面,導通孔部分44V可以與導電凸塊60完全重疊,從而導通孔部分44V將不佔用額外的晶片區域(除非出於信號重新佈線的原因而需要),因為它佔據了導電焊墊58和導電凸塊60所佔據的相同晶片區域。
根據一些實施例,導通孔部分40V、36V及/或32V垂直地對準導通孔部分44V。根據一些替代實施例,每個或所有的導通孔部分40V、36V及/或32V可以相對導通孔部分44V橫向地向左或向右偏移。
再回到第15圖,一些尺寸被標記。根據一些實施例,從俯視圖來看,中心58C與導通孔56的邊緣之間的橫向間距S2可以在大約4μm和大約12μm之間的範圍內。導電焊墊58的直徑Dia58可以在大約30μm和大約50μm之間的範圍內。導電凸塊60的直徑Dia60可以在大約20μm和大約40μm之間的範圍內。導電凸塊60與導電焊墊58的右側邊緣之間的間距S3可以在大約2μm和大約4μm之間的範圍內。
第16圖示出根據一些實施例的(RDL)跡線部分44L的俯視圖。跡線
部分44L具有長度L2,以及小於長度L2的寬度W2和寬度W3。寬度W3是跡線部分44L的較窄的中間部分的寬度,並且寬度W3小於在較窄部分的兩側的較寬部分的寬度W2。根據一些實施例,寬度W3小於大約0.9倍的寬度W2(0.9W2),並且可以在大約0.6倍的寬度W2(0.6W2)和大約0.9倍的寬度W2(0.9W2)之間的範圍內。跡線部分44L的形狀有時候可稱為狗骨頭形狀。導通孔56和導通孔部分44V可以分別與跡線部分44L的左側部分和右側部分的中心對準。將寬度W3減小成小於寬度W2可以提高跡線部分44L的可撓性,並因此提高其吸收應力的能力。
第17圖和第18圖分別示出根據一些替代實施例之偏心接合結構的部分的剖視圖和俯視圖。所示部分是在第12圖中的區域84B中。這些實施例類似於第14圖和第15圖中所示的實施例,除了導通孔部分44V的中心(線)44VC對準導電凸塊60的中心(線)60C之外。每個或所有的導通孔部分40V、36V及/或32V可以垂直地對準導通孔部分44V,或者可以相對導通孔部分44V橫向地向左或向右偏移。當導通孔56和導通孔部分44V之間的間距已經足夠大以提供足夠的應力吸收時,例如,當應力的減小接近飽和時,並且進一步增大間距不會導致應力顯著減小時,可以採用這些實施例。與第14圖所示的結構相比,在導通孔部分44V(以及導通孔部分40V和36V)向左移動的情況下,晶片區域的右側可以被提供用於其他重分佈線路(例如,重分佈線路44A、重分佈線路40A和重分佈線路36A等)的佈線。
第19圖示出與第17圖和第18圖所示結構相對應的跡線部分44L以及導通孔56和導通孔部分44V的俯視圖。如圖中所示,導通孔部分44V可以從跡線部分44L的右側部分的中心向左偏移,以便對準中心60C。
第20圖和第21圖示出執行模擬出來的兩個結構。第20圖所示的結構代表傳統結構,其具有導電凸塊60’、導通孔56’、RDL焊墊44L’以及導通孔部分44V’,它們都垂直地對準。第21圖所示的結構代表根據本揭露一些實施例形
成的結構,其具有導電凸塊60、導電焊墊58、導通孔56、(RDL)跡線部分44L以及導通孔部分44V。導通孔56相對導電凸塊60和導電焊墊58的中心線偏移。導通孔部分44V相對導通孔56偏移。導電焊墊58的一側較寬而另一側較窄。模擬結果顯示,當施加到(RDL)跡線部分40L’(第20圖)的應力的標準化的大小為1.0時,施加到(RDL)跡線部分40L(第21圖)的應力的標準化的大小為0.87,這意味著與傳統結構相比,本揭露實施例可以降低13%的應力。
在如上所述的示例性實施例中,偏心接合結構形成於增層(build-up)基板中。根據一些替代實施例,偏心接合結構可以形成於中介層基板中,其可以包括半導體基板和半導體基板中的貫通孔。例如,當在背側拋光以露出貫通孔後為中介層基板形成重分佈線路時,偏心結合結構可以形成為中介層基板的重分佈線路結構的部分。根據又一些替代實施例,偏心結合結構可以形成於基板上晶圓上晶片(Chip-on-Wafer-on-Substrate,CoWoS)封裝結構中,其中偏心結合結構可以形成於晶圓和封裝基板中的一者或兩者中。根據又一些替代實施例,偏心結合結構可以形成於扇出(fan-out)封裝結構中,其中偏心結合結構可以形成於扇出重分佈線路結構中,其是在裝置晶粒的模製(molding)之後形成。
在以上說明的實施例中,根據本揭露的一些實施例討論了形成三維(three-dimensional,3D)封裝結構的一些製程和特徵。也可以包括其他特徵和製程。例如,可以包括測試結構以幫助對3D封裝或3DIC裝置進行驗證測試。測試結構可以包括例如形成在重分佈層中或在基板上的測試墊,其允許對3D封裝或3DIC裝置進行測試、探針及/或探針卡等的使用。可以對中間結構以及最終結構執行驗證測試。另外,本文中所揭露的結構以及方法可以與結合已知良好的晶粒的中間驗證的測試方法一起使用,從而提高產率並降低成本。
本揭露實施例具有一些有利的特徵。通過形成偏心導電焊墊及導電凸塊,使得導電焊墊的一側較窄和一側較寬,並進一步通過形成偏心導通孔,
減小了接合結構和周圍特徵的應力。應力的減小不會導致製造成本的增加,也不會導致晶片區域的損失。
根據本揭露一些實施例,提供一種製造偏心接合結構的方法。所述方法包括形成第一介電層。所述方法還包括形成第一重分佈線路,第一重分佈線路包括延伸到第一介電層中的第一導通孔以及在第一介電層上方的第一跡線。所述方法還包括形成覆蓋第一重分佈線路的第二介電層。所述方法還包括圖案化第二介電層以形成導通孔開口,其中第一重分佈線路通過導通孔開口露出。所述方法還包括在第二介電層中形成第二導通孔,以及在第二導通孔上方形成導電焊墊,且導電焊墊與第二導通孔接觸。此外,所述方法包括在導電焊墊上方形成導電凸塊。其中,導電焊墊大於導電凸塊,且導電焊墊的第一中心相對該導電凸塊的第二中心偏移,且第二導通孔也相對導電凸塊的第二中心偏移。
在一些實施例中,第二導通孔和導電焊墊係通過相同的鍍覆製程形成。在一些實施例中,第二導通孔、導電焊墊和導電凸塊係使用相同的金屬晶種層形成。在一些實施例中,所述方法更包括在導電凸塊上方接合一封裝部件,以及分配底部填充劑,其中底部填充劑接觸導電凸塊的第一側壁,並且底部填充劑進一步接觸導電焊墊的頂表面和第二側壁。在一些實施例中,第二導通孔包括第一部分以及第二部分,第一部分與導電凸塊重疊,第二部分延伸超出導電凸塊的相應的邊緣。在一些實施例中,導電焊墊包括第一部分以及第二部分,第一部分和第二部分在導電焊墊的第一中心的兩側,其中第一部分比第二部分窄。在一些實施例中,第二導通孔和導電凸塊的第二中心在導電焊墊的第一中心的兩側。在一些實施例中,第一導通孔和第二導通孔在導電焊墊的第一中心的兩側。
根據本揭露另一些實施例,提供一種偏心接合結構。所述偏心接
合結構包括第一介電層。所述偏心接合結構還包括第一導通孔,延伸到第一介電層中。所述偏心接合結構還包括導電跡線,在第一介電層上方,其中導電跡線在第一導通孔上方並與第一導通孔連接。所述偏心接合結構還包括第二介電層,覆蓋導電跡線。所述偏心接合結構還包括第二導通孔,在第二介電層中。所述偏心接合結構還包括導電焊墊,在第二導通孔上方並接觸第二導通孔,其中導電焊墊具有第一中心。此外,所述偏心接合結構包括導電凸塊,在導電焊墊上方並接觸導電焊墊。其中,導電凸塊具有第二中心,且第二導通孔和導電凸塊的第二中心在導電焊墊的第一中心的兩側。
在一些實施例中,導電凸塊具有圓形的俯視圖形狀,且導電焊墊在一第一方向上延伸超出導電凸塊的第一邊緣一第一距離,並在一第二方向上延伸超出導電凸塊的第二邊緣一第二距離,第二距離小於第一距離,其中第一方向和第二方向係從第二中心出發的相反方向。在一些實施例中,第二導通孔具有與導電凸塊重疊的第一部分。在一些實施例中,第二導通孔更包括延伸超出導電凸塊的邊緣的第二部分。在一些實施例中,第一導通孔對準導電凸塊的第二中心。在一些實施例中,第一導通孔相對導電凸塊的第二中心偏移。在一些實施例中,導電跡線具有一長度以及小於該長度的多個寬度,其中導電跡線的中間部分的寬度比導電跡線的在中間部分的兩側的多個部分的寬度窄。
根據本揭露又另一些實施例,提供一種偏心接合結構。所述偏心接合結構包括複數個介電層。所述偏心接合結構還包括在介電層中的複數個重分佈線路。重分佈線路中的每一者包括導通孔以及在導通孔上方並與導通孔接觸的跡線,且重分佈線路的一些導通孔彼此堆疊而形成導通孔堆疊,其中導通孔垂直地對準。所述偏心接合結構還包括頂部導通孔,在重分佈線路中的頂部重分佈線路的頂部跡線上方並與頂部跡線接觸。所述偏心接合結構還包括導電焊墊,在頂部導通孔上方並與頂部導通孔接觸。此外,所述偏心接合結構包括
導電凸塊,在導電焊墊上方並與導電焊墊連接,其中導電凸塊和頂部導通孔是偏心的。導電焊墊包括第一部分以及第二部分。第一部分延伸超出導電凸塊的第一邊緣一第一距離。第二部分延伸超出導電凸塊的第二邊緣一第二距離,第二距離小於第一距離。第一部分比第二部分窄。
在一些實施例中,第一部分包括兩直線邊緣,以及一彎曲邊緣,在兩直線邊緣之間並與兩直線邊緣連接。在一些實施例中,頂部導通孔和導電凸塊朝導電焊墊的中心的相反方向偏移。在一些實施例中,導電導通孔與導電凸塊部分地重疊。在一些實施例中,所述偏心接合結構更包括底部填充劑,接觸導電凸塊的多個第一側壁及導電焊墊的多個第二側壁和頂表面。
前述內文概述了許多實施例的特徵,使本技術領域中具有通常知識者可以從各個方面更佳地了解本揭露。本技術領域中具有通常知識者應可理解,且可輕易地以本揭露為基礎來設計或修飾其他製程及結構,並以此達到相同的目的及/或達到與在此介紹的實施例等相同之優點。本技術領域中具有通常知識者也應了解這些相等的結構並未背離本揭露的發明精神與範圍。在不背離本揭露的發明精神與範圍之前提下,可對本揭露進行各種改變、置換或修改。
40L:跡線部分
44L:跡線部分
44V:導通孔部分
56:導通孔
58:導電焊墊
60:導電凸塊
Claims (10)
- 一種製造偏心接合結構的方法,包括:形成一第一介電層;形成一第一重分佈線路,該第一重分佈線路包括延伸到該第一介電層中的一第一導通孔以及在該第一介電層上方的一第一跡線;形成覆蓋該第一重分佈線路的一第二介電層;圖案化該第二介電層以形成一導通孔開口,其中該第一重分佈線路通過該導通孔開口露出;在該第二介電層中形成一第二導通孔,以及在該第二導通孔上方形成一導電焊墊,且該導電焊墊與該第二導通孔接觸;以及在該導電焊墊上方形成一導電凸塊,其中該導電焊墊大於該導電凸塊,且該導電焊墊的一第一中心相對該導電凸塊的一第二中心偏移,其中該第二導通孔也相對該導電凸塊的該第二中心偏移,其中該導電焊墊包括一第一部分以及一第二部分,該第一部分和該第二部分在該導電焊墊的該第一中心的兩側,且該第一部分比該第二部分窄,其中該第二導通孔包括一第一部分以及一第二部分,該第二導通孔的該第一部分與該導電凸塊重疊,該第二導通孔的該第二部分延伸超出該導電凸塊的一相應的邊緣。
- 如請求項1之製造偏心接合結構的方法,其中該第二導通孔和該導電凸塊的該第二中心在該導電焊墊的該第一中心的兩側。
- 如請求項1之製造偏心接合結構的方法,其中該第一導通孔和該第二導通孔在該導電焊墊的該第一中心的兩側。
- 一種偏心接合結構,包括:一第一介電層;一第一導通孔,延伸到該第一介電層中; 一導電跡線,在該第一介電層上方,其中該導電跡線在該第一導通孔上方並與該第一導通孔連接;一第二介電層,覆蓋該導電跡線;一第二導通孔,在該第二介電層中;一導電焊墊,在該第二導通孔上方並接觸該第二導通孔,其中該導電焊墊具有一第一中心;以及一導電凸塊,在該導電焊墊上方並接觸該導電焊墊,其中該導電凸塊具有一第二中心,其中該第二導通孔和該導電凸塊的該第二中心在該導電焊墊的該第一中心的兩側,其中該第二導通孔具有與該導電凸塊重疊的一第一部分以及延伸超出該導電凸塊的一邊緣的一第二部分。
- 如請求項4之偏心接合結構,其中該導電凸塊具有一圓形的俯視圖形狀,且該導電焊墊在一第一方向上延伸超出該導電凸塊的一第一邊緣一第一距離,並在一第二方向上延伸超出該導電凸塊的一第二邊緣一第二距離,該第二距離小於該第一距離,其中該第一方向和該第二方向係從該第二中心出發的相反方向。
- 如請求項4之偏心接合結構,其中該第一導通孔對準該導電凸塊的該第二中心或相對該導電凸塊的該第二中心偏移。
- 如請求項4之偏心接合結構,其中該導電跡線具有一長度以及小於該長度的多個寬度,其中該導電跡線的一中間部分的寬度比該導電跡線的在該中間部分的兩側的多個部分的寬度窄。
- 一種偏心接合結構,包括:複數個介電層;複數個重分佈線路,在該些介電層中,其中該些重分佈線路中的每一者包括一導通孔以及在該導通孔上方並與該導通孔接觸的一跡線,且該些重分佈線路 的該些導通孔中的一些彼此堆疊而形成一導通孔堆疊,其中該些導通孔垂直地對準;一頂部導通孔,在該些重分佈線路中的一頂部重分佈線路的一頂部跡線上方並與該頂部跡線接觸;一導電焊墊,在該頂部導通孔上方並與該頂部導通孔接觸;以及一導電凸塊,在該導電焊墊上方並與該導電焊墊連接,其中該導電凸塊和該頂部導通孔是偏心的,且該導電焊墊包括:一第一部分,延伸超出該導電凸塊的一第一邊緣一第一距離;以及一第二部分,延伸超出該導電凸塊的一第二邊緣一第二距離,該第二距離小於該第一距離,其中該第一部分比該第二部分窄,且其中該導電焊墊包括:兩個直線邊緣;一第一彎曲邊緣,與該兩個直線邊緣的每一者物理連接;以及一第二彎曲邊緣,與該兩個直線邊緣的每一者物理連接,其中該第一彎曲邊緣和該第二彎曲邊緣係同一圓形之邊界的部分,且該第一彎曲邊緣比該第二彎曲邊緣短。
- 如請求項8之偏心接合結構,其中該頂部導通孔和該導電凸塊朝該導電焊墊的一中心的相反方向偏移。
- 如請求項8之偏心接合結構,更包括一底部填充劑,接觸該導電凸塊的多個第一側壁及該導電焊墊的多個第二側壁和一頂表面。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202063053346P | 2020-07-17 | 2020-07-17 | |
US63/053,346 | 2020-07-17 | ||
US17/126,957 | 2020-12-18 | ||
US17/126,957 US11670601B2 (en) | 2020-07-17 | 2020-12-18 | Stacking via structures for stress reduction |
Publications (2)
Publication Number | Publication Date |
---|---|
TW202205581A TW202205581A (zh) | 2022-02-01 |
TWI821704B true TWI821704B (zh) | 2023-11-11 |
Family
ID=77249670
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW110125123A TWI821704B (zh) | 2020-07-17 | 2021-07-08 | 偏心接合結構及其製造方法 |
Country Status (5)
Country | Link |
---|---|
US (3) | US11670601B2 (zh) |
EP (1) | EP3940755A1 (zh) |
JP (1) | JP2022019677A (zh) |
CN (1) | CN113594046A (zh) |
TW (1) | TWI821704B (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11462403B2 (en) * | 2020-09-04 | 2022-10-04 | Sj Semiconductor (Jiangyin) Corporation | Semiconductor structure and method for manufacturing same |
US11705420B2 (en) * | 2020-10-29 | 2023-07-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multi-bump connection to interconnect structure and manufacturing method thereof |
CN116169031B (zh) * | 2023-04-24 | 2023-07-14 | 长电集成电路(绍兴)有限公司 | 一种芯片封装结构的制备方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101213890A (zh) * | 2005-07-12 | 2008-07-02 | 株式会社村田制作所 | 多层布线基板及其制造方法 |
US20140021600A1 (en) * | 2012-07-20 | 2014-01-23 | International Business Machines Corporation | Redistribution layer (rdl) with variable offset bumps |
TW201618626A (zh) * | 2014-11-04 | 2016-05-16 | 上海兆芯集成電路有限公司 | 線路基板和半導體封裝結構 |
US20160163578A1 (en) * | 2014-12-03 | 2016-06-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Packages and Methods of Forming the Same |
US20170250138A1 (en) * | 2016-02-26 | 2017-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and method of forming the same |
US20180233474A1 (en) * | 2017-02-13 | 2018-08-16 | Mediatek Inc. | Semiconductor package with rigid under bump metallurgy (ubm) stack |
US20190326241A1 (en) * | 2013-11-18 | 2019-10-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for Forming Post-Passivation Interconnect Structure |
TW202002110A (zh) * | 2018-06-29 | 2020-01-01 | 台灣積體電路製造股份有限公司 | 半導體裝置及其形成方法 |
Family Cites Families (59)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1146976C (zh) | 1997-10-30 | 2004-04-21 | 株式会社日产制作所 | 半导体装置及其制造方法 |
US7531898B2 (en) * | 2002-06-25 | 2009-05-12 | Unitive International Limited | Non-Circular via holes for bumping pads and related structures |
TWI221336B (en) | 2003-08-29 | 2004-09-21 | Advanced Semiconductor Eng | Integrated circuit with embedded passive component in flip-chip connection and method for manufacturing the same |
CN101221914A (zh) * | 2007-01-08 | 2008-07-16 | 矽品精密工业股份有限公司 | 具导电凸块的半导体装置及其制法 |
US8759964B2 (en) | 2007-07-17 | 2014-06-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level package structure and fabrication methods |
US20090278263A1 (en) * | 2008-05-09 | 2009-11-12 | Texas Instruments Incorporated | Reliability wcsp layouts |
CN102859691B (zh) | 2010-04-07 | 2015-06-10 | 株式会社岛津制作所 | 放射线检测器及其制造方法 |
US9048233B2 (en) | 2010-05-26 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package systems having interposers |
US8361842B2 (en) | 2010-07-30 | 2013-01-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Embedded wafer-level bonding approaches |
US8884431B2 (en) | 2011-09-09 | 2014-11-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures for semiconductor devices |
US9064879B2 (en) | 2010-10-14 | 2015-06-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging methods and structures using a die attach film |
US8797057B2 (en) | 2011-02-11 | 2014-08-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Testing of semiconductor chips with microbumps |
US20120286416A1 (en) | 2011-05-11 | 2012-11-15 | Tessera Research Llc | Semiconductor chip package assembly and method for making same |
US8829676B2 (en) | 2011-06-28 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Interconnect structure for wafer level package |
US8735273B2 (en) | 2011-07-08 | 2014-05-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Forming wafer-level chip scale package structures with reduced number of seed layers |
US8441131B2 (en) * | 2011-09-12 | 2013-05-14 | Globalfoundries Inc. | Strain-compensating fill patterns for controlling semiconductor chip package interactions |
US9000584B2 (en) | 2011-12-28 | 2015-04-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor device with a molding compound and a method of forming the same |
US8680647B2 (en) | 2011-12-29 | 2014-03-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packages with passive devices and methods of forming the same |
KR101867961B1 (ko) | 2012-02-13 | 2018-06-15 | 삼성전자주식회사 | 관통전극을 갖는 반도체 소자 및 그 제조방법 |
US9111949B2 (en) | 2012-04-09 | 2015-08-18 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods and apparatus of wafer level package for heterogeneous integration technology |
US9202714B2 (en) | 2012-04-24 | 2015-12-01 | Micron Technology, Inc. | Methods for forming semiconductor device packages |
US9991190B2 (en) | 2012-05-18 | 2018-06-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaging with interposer frame |
US8703542B2 (en) | 2012-05-18 | 2014-04-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer-level packaging mechanisms |
US8809996B2 (en) | 2012-06-29 | 2014-08-19 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with passive devices and method of forming the same |
US9799592B2 (en) | 2013-11-19 | 2017-10-24 | Amkor Technology, Inc. | Semicondutor device with through-silicon via-less deep wells |
US8785299B2 (en) | 2012-11-30 | 2014-07-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package with a fan-out structure and method of forming the same |
US8803306B1 (en) | 2013-01-18 | 2014-08-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out package structure and methods for forming the same |
US8778738B1 (en) | 2013-02-19 | 2014-07-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices and packaging devices and methods |
US9263511B2 (en) | 2013-02-11 | 2016-02-16 | Taiwan Semiconductor Manufacturing Co., Ltd. | Package with metal-insulator-metal capacitor and method of manufacturing the same |
US9048222B2 (en) | 2013-03-06 | 2015-06-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of fabricating interconnect structure for package-on-package devices |
US9362236B2 (en) | 2013-03-07 | 2016-06-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structures and methods for forming the same |
US8877554B2 (en) | 2013-03-15 | 2014-11-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices, methods of packaging semiconductor devices, and PoP devices |
US9368460B2 (en) | 2013-03-15 | 2016-06-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan-out interconnect structure and method for forming same |
KR101607981B1 (ko) | 2013-11-04 | 2016-03-31 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지용 인터포저 및 이의 제조 방법, 제조된 인터포저를 이용한 반도체 패키지 |
US9379041B2 (en) | 2013-12-11 | 2016-06-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Fan out package structure |
US9281254B2 (en) | 2014-02-13 | 2016-03-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods of forming integrated circuit package |
US9496189B2 (en) | 2014-06-13 | 2016-11-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Stacked semiconductor devices and methods of forming same |
JP6685301B2 (ja) * | 2014-11-19 | 2020-04-22 | デカ テクノロジーズ インコーポレイテッド | ユニット固有パターニングの自動光学検査 |
EP3038150B1 (en) | 2014-12-23 | 2020-06-03 | IMEC vzw | Chip scale package with flexible interconnect |
KR20160080965A (ko) * | 2014-12-30 | 2016-07-08 | 앰코 테크놀로지 코리아 주식회사 | 반도체 디바이스 및 그 제조 방법 |
US9818711B2 (en) * | 2015-06-30 | 2017-11-14 | Taiwan Semiconductor Manufacturing Company, Ltd. | Post-passivation interconnect structure and methods thereof |
US9640498B1 (en) | 2015-10-20 | 2017-05-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated fan-out (InFO) package structures and methods of forming same |
KR101933408B1 (ko) | 2015-11-10 | 2018-12-28 | 삼성전기 주식회사 | 전자부품 패키지 및 이를 포함하는 전자기기 |
US10147682B2 (en) | 2015-11-30 | 2018-12-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structure for stacked logic performance improvement |
US9812414B1 (en) | 2016-06-17 | 2017-11-07 | Nanya Technology Corporation | Chip package and a manufacturing method thereof |
US10141198B2 (en) | 2016-07-08 | 2018-11-27 | Dyi-chung Hu | Electronic package and manufacturing method thereof |
US9741690B1 (en) | 2016-09-09 | 2017-08-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution layers in semiconductor packages and methods of forming same |
US10304801B2 (en) | 2016-10-31 | 2019-05-28 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution layers in semiconductor packages and methods of forming same |
US11158619B2 (en) | 2016-10-31 | 2021-10-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution layers in semiconductor packages and methods of forming same |
US9773753B1 (en) | 2016-11-18 | 2017-09-26 | Advanced Semiconductor Engineering, Inc. | Semiconductor devices and methods of manufacturing the same |
US10181449B1 (en) | 2017-09-28 | 2019-01-15 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor structure |
US11101209B2 (en) | 2017-09-29 | 2021-08-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Redistribution structures in semiconductor packages and methods of forming same |
US10157871B1 (en) | 2017-10-12 | 2018-12-18 | Taiwan Semiconductor Manufacturing Co., Ltd. | Integrated fan-out package and manufacturing method thereof |
US10515889B2 (en) * | 2017-10-13 | 2019-12-24 | Advanced Semiconductor Engineering, Inc. | Semiconductor package device and method of manufacturing the same |
US11004812B2 (en) | 2018-09-18 | 2021-05-11 | Taiwan Semiconductor Manufacturing Company, Ltd. | Package structure and method of forming the same |
US10790162B2 (en) | 2018-09-27 | 2020-09-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Integrated circuit package and method |
US10784222B2 (en) * | 2018-10-31 | 2020-09-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Metal-bump sidewall protection |
US20210134750A1 (en) * | 2019-10-30 | 2021-05-06 | Texas Instruments Incorporated | Conductive members for die attach in flip chip packages |
US11264359B2 (en) | 2020-04-27 | 2022-03-01 | Taiwan Semiconductor Manufacturing Co., Ltd. | Chip bonded to a redistribution structure with curved conductive lines |
-
2020
- 2020-12-18 US US17/126,957 patent/US11670601B2/en active Active
-
2021
- 2021-03-17 CN CN202110284525.2A patent/CN113594046A/zh active Pending
- 2021-07-08 TW TW110125123A patent/TWI821704B/zh active
- 2021-07-16 JP JP2021117643A patent/JP2022019677A/ja active Pending
- 2021-07-16 EP EP21186064.8A patent/EP3940755A1/en not_active Withdrawn
-
2022
- 2022-08-10 US US17/818,729 patent/US11855008B2/en active Active
-
2023
- 2023-11-22 US US18/517,489 patent/US20240088061A1/en active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101213890A (zh) * | 2005-07-12 | 2008-07-02 | 株式会社村田制作所 | 多层布线基板及其制造方法 |
US20140021600A1 (en) * | 2012-07-20 | 2014-01-23 | International Business Machines Corporation | Redistribution layer (rdl) with variable offset bumps |
US20190326241A1 (en) * | 2013-11-18 | 2019-10-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Mechanisms for Forming Post-Passivation Interconnect Structure |
TW201618626A (zh) * | 2014-11-04 | 2016-05-16 | 上海兆芯集成電路有限公司 | 線路基板和半導體封裝結構 |
US20160163578A1 (en) * | 2014-12-03 | 2016-06-09 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor Packages and Methods of Forming the Same |
US20170250138A1 (en) * | 2016-02-26 | 2017-08-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and method of forming the same |
US20180233474A1 (en) * | 2017-02-13 | 2018-08-16 | Mediatek Inc. | Semiconductor package with rigid under bump metallurgy (ubm) stack |
TW202002110A (zh) * | 2018-06-29 | 2020-01-01 | 台灣積體電路製造股份有限公司 | 半導體裝置及其形成方法 |
Also Published As
Publication number | Publication date |
---|---|
JP2022019677A (ja) | 2022-01-27 |
EP3940755A1 (en) | 2022-01-19 |
US20220384313A1 (en) | 2022-12-01 |
US20220020700A1 (en) | 2022-01-20 |
US11855008B2 (en) | 2023-12-26 |
US11670601B2 (en) | 2023-06-06 |
US20240088061A1 (en) | 2024-03-14 |
CN113594046A (zh) | 2021-11-02 |
TW202205581A (zh) | 2022-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN109585391B (zh) | 半导体封装件及其形成方法 | |
KR102258947B1 (ko) | 제어 가능한 스탠드오프를 갖는 팬-아웃 패키지 | |
US11205612B2 (en) | Integrated circuit package and method | |
TWI821704B (zh) | 偏心接合結構及其製造方法 | |
TWI618209B (zh) | 封裝體 | |
KR101821478B1 (ko) | Pop 패키지에서 개구부 크기를 조정함으로써 균열 감소 | |
US10269736B2 (en) | Method of forming metal pads with openings in integrated circuits including forming a polymer extending into a metal pad | |
KR102425696B1 (ko) | 강화 패치를 사용한 강화 패키지 및 이를 제조하는 방법 | |
TWI737054B (zh) | 半導體結構、封裝結構及形成半導體結構的方法 | |
US20230317661A1 (en) | Multi-Bump Connection to Interconnect Structure and Manufacturing Method Thereof | |
TWI782616B (zh) | 偏心接合結構及其製造方法 | |
US11862588B2 (en) | Semiconductor device and method | |
US20240063208A1 (en) | Semiconductor package and method |