TWI811396B - 與記憶體裝置通訊的資料處理裝置以及與記憶體裝置通訊的方法 - Google Patents

與記憶體裝置通訊的資料處理裝置以及與記憶體裝置通訊的方法 Download PDF

Info

Publication number
TWI811396B
TWI811396B TW108124538A TW108124538A TWI811396B TW I811396 B TWI811396 B TW I811396B TW 108124538 A TW108124538 A TW 108124538A TW 108124538 A TW108124538 A TW 108124538A TW I811396 B TWI811396 B TW I811396B
Authority
TW
Taiwan
Prior art keywords
data
processing device
information
converter
memory
Prior art date
Application number
TW108124538A
Other languages
English (en)
Chinese (zh)
Other versions
TW202013203A (zh
Inventor
姜賢求
金世亨
Original Assignee
南韓商三星電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 南韓商三星電子股份有限公司 filed Critical 南韓商三星電子股份有限公司
Publication of TW202013203A publication Critical patent/TW202013203A/zh
Application granted granted Critical
Publication of TWI811396B publication Critical patent/TWI811396B/zh

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/325Power saving in peripheral device
    • G06F1/3275Power saving in memory, e.g. RAM, cache
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0602Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0625Power saving in storage systems
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0629Configuration or reconfiguration of storage systems
    • G06F3/0634Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0673Single storage device
    • G06F3/0679Non-volatile semiconductor memory device, e.g. flash memory, one time programmable memory [OTP]
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3905Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
    • H03M13/3927Log-Likelihood Ratio [LLR] computation by combination of forward and backward metrics into LLRs
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63Joint error correction and other techniques
    • H03M13/635Error control coding in combination with rate matching
    • H03M13/6362Error control coding in combination with rate matching by puncturing
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/3059Digital compression and data reduction techniques where the original information is represented by a subset or similar information, e.g. lossy compression
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/60General implementation details not specific to a particular type of compression
    • H03M7/6064Selection of Compressor
    • H03M7/6082Selection strategies
    • H03M7/6094Selection strategies according to reasons other than compression rate or data type
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/20Arrangements for detecting or preventing errors in the information received using signal quality detector
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10Providing a specific technical effect
    • G06F2212/1028Power efficiency
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/40Specific encoding of data in memory or cache
    • G06F2212/401Compressed data
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management
TW108124538A 2018-09-21 2019-07-11 與記憶體裝置通訊的資料處理裝置以及與記憶體裝置通訊的方法 TWI811396B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020180114372A KR20200034499A (ko) 2018-09-21 2018-09-21 메모리 장치와 통신하는 데이터 처리 장치 및 방법
KR10-2018-0114372 2018-09-21

Publications (2)

Publication Number Publication Date
TW202013203A TW202013203A (zh) 2020-04-01
TWI811396B true TWI811396B (zh) 2023-08-11

Family

ID=69725335

Family Applications (1)

Application Number Title Priority Date Filing Date
TW108124538A TWI811396B (zh) 2018-09-21 2019-07-11 與記憶體裝置通訊的資料處理裝置以及與記憶體裝置通訊的方法

Country Status (5)

Country Link
US (2) US11048319B2 (ko)
KR (1) KR20200034499A (ko)
CN (1) CN110941574A (ko)
DE (1) DE102019114808A1 (ko)
TW (1) TWI811396B (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20200034499A (ko) * 2018-09-21 2020-03-31 삼성전자주식회사 메모리 장치와 통신하는 데이터 처리 장치 및 방법

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7190284B1 (en) * 1994-11-16 2007-03-13 Dye Thomas A Selective lossless, lossy, or no compression of data based on address range, data type, and/or requesting agent
US20100241928A1 (en) * 2009-03-18 2010-09-23 Jaehong Kim Data Processing System Having ECC Encoding and Decoding Circuits Therein with Code Rate Selection Based on Bit Error Rate Detection
US20120236656A1 (en) * 2010-07-09 2012-09-20 Stec, Inc. Apparatus and method for determining a read level of a memory cell based on cycle information
US20130188436A1 (en) * 2012-01-19 2013-07-25 Rambus Inc. Integrated circuit with adaptive power state management
US20130322334A1 (en) * 2012-05-29 2013-12-05 Newport Media, Inc. HARQ Buffer Size Reduction in Wireless Systems for Downlink Shared Channels
TW201403610A (zh) * 2012-04-30 2014-01-16 Apple Inc 用於具有非揮發性記憶體之系統之電力管理
US20150339059A1 (en) * 2013-10-18 2015-11-26 Samsung Electronics Co., Ltd. Memory compression method of electronic device and apparatus thereof
US20160148670A1 (en) * 2014-11-20 2016-05-26 Qualcomm Incorporated Systems and methods for reducing volatile memory standby power in a portable computing device
TW201643729A (zh) * 2011-10-27 2016-12-16 英特爾股份有限公司 在處理器中用於使非核心領域能夠控制記憶體頻寬之方法與系統及處理器(二)

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5524248A (en) * 1993-07-06 1996-06-04 Dell Usa, L.P. Random access memory power management system
US7590095B2 (en) 2000-02-14 2009-09-15 Qualcomm Incorporated Method and apparatus for power control of multiple channels in a wireless communication system
GB2382956B (en) 2001-12-05 2006-03-01 Ipwireless Inc Method and arrangement for power control
US7460032B2 (en) * 2005-10-27 2008-12-02 Evault, Inc. Methods and apparatus for performing adaptive compression
US20070291571A1 (en) * 2006-06-08 2007-12-20 Intel Corporation Increasing the battery life of a mobile computing system in a reduced power state through memory compression
JP4779127B2 (ja) * 2007-11-15 2011-09-28 ソニー株式会社 無線通信装置、プログラム、および無線通信方法
WO2009078006A2 (en) * 2007-12-18 2009-06-25 Densbits Technologies Ltd. Apparatus for coding at a plurality of rates in multi-level flash memory systems, and methods useful in conjunction therewith
KR101398200B1 (ko) * 2008-03-18 2014-05-26 삼성전자주식회사 메모리 장치 및 인코딩/디코딩 방법
WO2009132425A1 (en) 2008-04-29 2009-11-05 Jamie Hackett Wireless control system using variable power dual modulation transceivers
EP2553986B1 (en) 2010-04-01 2016-09-07 Sun Patent Trust Transmit power control for physical random access channels
RU2531356C2 (ru) 2009-05-07 2014-10-20 Телефонактиеболагет Лм Эрикссон (Пабл) Управление потребляемой мощностью устройства мобильной связи
KR20120059569A (ko) * 2009-08-21 2012-06-08 램버스 인코포레이티드 인-시츄 메모리 어닐링
US8750370B2 (en) * 2009-09-04 2014-06-10 Brocade Communications Systems, Inc. Congestion-adaptive compression
CN102597910B (zh) * 2009-09-09 2015-03-25 弗森-艾奥公司 存储设备中用于功率减小管理的装置、系统及方法
US9349156B2 (en) * 2009-09-25 2016-05-24 Arm Limited Adaptive frame buffer compression
US8370667B2 (en) * 2010-12-22 2013-02-05 Intel Corporation System context saving based on compression/decompression time
US10042750B2 (en) * 2013-03-15 2018-08-07 Micron Technology, Inc. Apparatuses and methods for adaptive control of memory using an adaptive memory controller with a memory management hypervisor
US9237519B2 (en) 2013-06-23 2016-01-12 Apple Inc. Managing power consumption of transmission circuitry in a wireless communication device
US9430434B2 (en) * 2013-09-20 2016-08-30 Qualcomm Incorporated System and method for conserving memory power using dynamic memory I/O resizing
KR102064889B1 (ko) * 2013-10-22 2020-01-10 삼성전자 주식회사 데이터 압축 레벨을 최적화하는 harq 신호 처리 장치 및 그 처리 방법
US20150121111A1 (en) * 2013-10-24 2015-04-30 Qualcomm Incorporated System and method for providing multi-user power saving codebook optmization
CN105766020B (zh) 2013-10-29 2019-12-31 Lg 电子株式会社 控制传输功率和传输延迟的方法和使用其的通信终端
US9406377B2 (en) * 2014-12-08 2016-08-02 Sandisk Technologies Llc Rewritable multibit non-volatile memory with soft decode optimization
US20160299844A1 (en) * 2015-04-08 2016-10-13 Sandisk Enterprise Ip Llc Mapping Logical Groups of Data to Physical Locations In Memory
US20160299812A1 (en) * 2015-04-08 2016-10-13 Sandisk Enterprise Ip Llc Device-Specific Variable Error Correction
WO2016210012A1 (en) * 2015-06-22 2016-12-29 Loose Cannon Systems, Inc. Portable group communication device having audio playback and/or phone call capability
US11032031B2 (en) 2016-01-18 2021-06-08 Qualcomm Incorporated HARQ LLR buffer and reordering buffer management
US10222853B2 (en) * 2016-03-03 2019-03-05 Qualcomm Incorporated Power saving techniques for memory systems by consolidating data in data lanes of a memory bus
US10114549B2 (en) * 2016-03-17 2018-10-30 Sandisk Technologies Llc Error correction code processing and data shaping for reducing wear to a memory
US10394724B2 (en) * 2016-08-22 2019-08-27 Qualcomm Incorporated Low power data transfer for memory subsystem using data pattern checker to determine when to suppress transfers based on specific patterns
US10574270B1 (en) * 2016-11-09 2020-02-25 Seagate Technology Llc Sector management in drives having multiple modulation coding
US10445288B2 (en) * 2017-01-24 2019-10-15 Qualcomm Incorporated Bus encoding using on-chip memory
US10762877B2 (en) * 2017-04-17 2020-09-01 Intel Corporation System, apparatus and method for reducing voltage swing on an interconnect
US10795836B2 (en) * 2017-04-17 2020-10-06 Microsoft Technology Licensing, Llc Data processing performance enhancement for neural networks using a virtualized data iterator
US10521317B1 (en) * 2017-10-26 2019-12-31 EMC IP Holding Company LLC Compressing data to be replicated utilizing a compression method selected based on network behavior
US11169683B2 (en) * 2018-07-17 2021-11-09 Qualcomm Incorporated System and method for efficient scrolling
KR20200034499A (ko) * 2018-09-21 2020-03-31 삼성전자주식회사 메모리 장치와 통신하는 데이터 처리 장치 및 방법
US10942809B2 (en) * 2018-12-20 2021-03-09 Micron Technology, Inc. Changing of error correction codes based on the wear of a memory sub-system

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7190284B1 (en) * 1994-11-16 2007-03-13 Dye Thomas A Selective lossless, lossy, or no compression of data based on address range, data type, and/or requesting agent
US20100241928A1 (en) * 2009-03-18 2010-09-23 Jaehong Kim Data Processing System Having ECC Encoding and Decoding Circuits Therein with Code Rate Selection Based on Bit Error Rate Detection
US20120236656A1 (en) * 2010-07-09 2012-09-20 Stec, Inc. Apparatus and method for determining a read level of a memory cell based on cycle information
TW201643729A (zh) * 2011-10-27 2016-12-16 英特爾股份有限公司 在處理器中用於使非核心領域能夠控制記憶體頻寬之方法與系統及處理器(二)
US20130188436A1 (en) * 2012-01-19 2013-07-25 Rambus Inc. Integrated circuit with adaptive power state management
TW201403610A (zh) * 2012-04-30 2014-01-16 Apple Inc 用於具有非揮發性記憶體之系統之電力管理
US20130322334A1 (en) * 2012-05-29 2013-12-05 Newport Media, Inc. HARQ Buffer Size Reduction in Wireless Systems for Downlink Shared Channels
US20150339059A1 (en) * 2013-10-18 2015-11-26 Samsung Electronics Co., Ltd. Memory compression method of electronic device and apparatus thereof
US20160148670A1 (en) * 2014-11-20 2016-05-26 Qualcomm Incorporated Systems and methods for reducing volatile memory standby power in a portable computing device

Also Published As

Publication number Publication date
US11048319B2 (en) 2021-06-29
CN110941574A (zh) 2020-03-31
KR20200034499A (ko) 2020-03-31
TW202013203A (zh) 2020-04-01
US20210286422A1 (en) 2021-09-16
DE102019114808A1 (de) 2020-03-26
US20200097175A1 (en) 2020-03-26

Similar Documents

Publication Publication Date Title
CN110073625B (zh) 混合自动重传请求缓冲区大小设计方法及其设备
RU2673122C1 (ru) Способ и устройство обработки полярного кода
EP3264611A1 (en) Qc-ldpc coding methods and apparatus
US10567116B2 (en) Wireless communication using codebooks from a QC-LDPC code for shorter processing latency and improved decoder throughput efficiency
CN110663205B (zh) 一种数据处理方法及数据处理装置
US10680762B2 (en) Modem chip for performing hybrid automatic repeat request processing, application processor including the modem chip, and operating method of the modem chip
JP5533882B2 (ja) 受信機、受信方法及び受信制御プログラム
BR112020002753A2 (pt) método e aparelho
US10484011B2 (en) Shift-coefficient table design of QC-LDPC code for larger code block sizes in mobile communications
US11916846B2 (en) Leftover bits processing for proportional round-robin resource unit parsing in extreme high-throughput systems
US20240028450A1 (en) Bit and signal level mapping
WO2021036595A1 (zh) 一种数据编码的方法及设备
TWI811396B (zh) 與記憶體裝置通訊的資料處理裝置以及與記憶體裝置通訊的方法
CN109150378B (zh) 一种数据处理方法及数据处理装置
US20240095119A1 (en) Transmission failure feedback schemes for reducing crosstalk
US10484013B2 (en) Shift-coefficient table design of QC-LDPC code for smaller code block sizes in mobile communications
KR20230057780A (ko) 코드워드에 대해 검출 동작 및 복조 동작을 수행하는 통신 장치 및 이의 동작 방법
EP4258267A1 (en) Data transmission circuit, data transmission method, and memory
US20240078040A1 (en) Tensor memory access based implementation for massive and ultra-massive mimo systems
US20240106691A1 (en) Signaling And Padding Methods For Probabilistic Shaping QAM Transmission In Wireless Communications
WO2016070323A1 (zh) 通信方法、终端设备和基站
WO2019001515A1 (en) QC-LDPC CODE SHIFT COEFFICIENT TABLE DESIGN FOR LARGER CODE BLOCK SIZES IN MOBILE COMMUNICATIONS
WO2019029690A1 (zh) 通信方法和装置
WO2016070325A1 (zh) 通信方法、基站和终端设备