TWI758320B - 半導體封裝 - Google Patents

半導體封裝 Download PDF

Info

Publication number
TWI758320B
TWI758320B TW106130204A TW106130204A TWI758320B TW I758320 B TWI758320 B TW I758320B TW 106130204 A TW106130204 A TW 106130204A TW 106130204 A TW106130204 A TW 106130204A TW I758320 B TWI758320 B TW I758320B
Authority
TW
Taiwan
Prior art keywords
substrate
pads
semiconductor
pitch
package
Prior art date
Application number
TW106130204A
Other languages
English (en)
Other versions
TW201834190A (zh
Inventor
表聲磤
沈鍾輔
金知晃
趙汊濟
韓相旭
Original Assignee
南韓商三星電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 南韓商三星電子股份有限公司 filed Critical 南韓商三星電子股份有限公司
Publication of TW201834190A publication Critical patent/TW201834190A/zh
Application granted granted Critical
Publication of TWI758320B publication Critical patent/TWI758320B/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
    • H01L21/481—Insulating layers on insulating parts, with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5381—Crossover interconnections, e.g. bridge stepovers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5383—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02—Bonding areas ; Manufacturing methods related thereto
    • H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
    • H01L24/09—Structure, shape, material or disposition of the bonding areas after the connecting process of a plurality of bonding areas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
    • H01L25/11—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L29/00
    • H01L25/115—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0556—Disposition
    • H01L2224/0557—Disposition the external layer being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/061—Disposition
    • H01L2224/0612—Layout
    • H01L2224/0613—Square or rectangular array
    • H01L2224/06132—Square or rectangular array being non uniform, i.e. having a non uniform pitch across the array
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16235—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a via metallisation of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/1701—Structure
    • H01L2224/1703—Bump connectors having different sizes, e.g. different diameters, heights or widths
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
    • H01L2224/171—Disposition
    • H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/17181—On opposite sides of the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73203—Bump and layer connectors
    • H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06565—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Geometry (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

一種半導體封裝包括：第一基底，包括第一上部接墊，所述第一上部接墊位於所述第一基底的頂表面上；第二基底，包括第二上部接墊，所述第二上部接墊位於所述第二基底的頂表面上，所述第二上部接墊的節距小於所述第一上部接墊的節距；以及第一半導體晶片，位於以下兩者上並電連接到以下兩者：（i）所述第一上部接墊中的至少一個以及（ii）所述第二上部接墊中的至少一個。

Description

半導體封裝
本發明是有關於一種半導體封裝，且特別是有關於一種半導體封裝的電連接。 [相關申請的交叉參考] 本專利申請主張在2016年12月16日在韓國智慧財產權局提出申請的韓國專利申請第10-2016-0172919號的優先權，所述韓國專利申請的公開內容全文併入本申請供參考。
半導體晶片可以半導體封裝的形式實現以適當地應用於電子產品。在一般的半導體封裝中，半導體晶片可安裝在印刷電路板（printed circuit board，PCB）上且可經由接合配線（bonding wires）或凸塊電連接到印刷電路板。隨著電子產業的發展，對半導體晶片的高性能積體電路的需求已日益增加。因此，已經對半導體晶片的積體電路進行了各種設計。
本發明概念的一些示例性實施例可為半導體封裝提供高可靠性。
本發明概念的一些示例性實施例也可提供具有各種節距的半導體封裝。
根據示例性實施例，一種半導體封裝可包括：第一基底，包括第一上部接墊，所述第一上部接墊位於所述第一基底的頂表面上；第二基底，包括第二上部接墊，所述第二上部接墊位於所述第二基底的頂表面上，所述第二上部接墊的節距小於所述第一上部接墊的節距；以及第一半導體晶片，位於以下兩者上並電連接到以下兩者：（i）所述第一上部接墊中的至少一個以及（ii）所述第二上部接墊中的至少一個。
根據示例性實施例，一種半導體封裝可包括：第一基底，具有孔；第二基底，位於所述第一基底的所述孔中；至少一個半導體晶片，位於所述第一基底及所述第二基底上；第一連接部，位於所述第一基底與所述半導體晶片之間；以及第二連接部，位於所述第二基底與所述半導體晶片之間。所述第二連接部的節距可小於所述第一連接部的節距。
根據示例性實施例，一種半導體封裝可包括：多個半導體晶片，沿橫向排列；第一接墊，位於所述半導體晶片的表面上；第二接墊，位於所述半導體晶片的所述表面上；第一基底，經由所述第一接墊電連接到所述半導體晶片，所述第一基底面對所述半導體晶片的所述表面；以及第二基底，經由所述第二接墊電連接到所述半導體晶片，所述第二基底面對所述半導體晶片的所述表面，所述第二接墊的節距小於所述第一接墊的節距。
根據示例性實施例，一種半導體封裝可包括：第一基底，包括位於所述第一基底的第一表面上的第一基底接墊，所述第一基底接墊具有第一節距；第二基底，包括位於所述第二基底的第一表面上的第二基底接墊，所述第二基底接墊具有第二節距，所述第二節距小於所述第一節距；以及第一半導體晶片，包括第一晶片接墊及第二晶片接墊，所述第一晶片接墊具有第三節距，所述第二晶片接墊具有第四節距，所述第四節距小於所述第三節距，所述第一半導體晶片同時位於所述第一基底接墊中的至少一個與所述第二基底接墊中的至少一個上以使所述第一晶片接墊中的一個電耦合到所述第一基底接墊中的所述至少一個且所述第二晶片接墊中的一個電耦合到所述第二基底接墊中的所述至少一個。
在下文中將闡述根據本發明概念一些示例性實施例的半導體封裝及其製造方法。
圖1A是說明根據本發明概念示例性實施例的半導體封裝的平面圖。圖1B是沿圖1A所示線IB-IB’截取的剖視圖。
參照圖1A及圖1B，半導體封裝1可包括封裝基底1000、第一凸塊710、第一基底100、第二基底200、模塑圖案400及半導體晶片500。封裝基底1000可包括印刷電路板（PCB）。
第一基底100可設置在封裝基底1000上。第一基底100可包括印刷電路板（PCB）。第一基底100可包括第一基礎層110、第一導電結構120及第一上部接墊150。第一基礎層110可包括依序堆疊的多個第一基礎層110。第一基礎層110可包含絕緣材料。舉例來說，第一基礎層110可包含聚合物或陶瓷。第一導電結構120可包括第一下部接墊121、第一通孔122及第一導電圖案123。第一下部接墊121可設置在第一基底100的底表面100b上。第一通孔122可穿透第一基礎層110。第一導電圖案123可設置在第一基礎層110之間且可連接到第一通孔122。第一上部接墊150可設置在第一基底100的頂表面100a上且可分別連接到第一通孔122中的對應的一個第一通孔122。第一基底100的頂表面100a可與第一基底100的底表面100b相反。第一上部接墊150可不在第三方向D3上與第一下部接墊121對齊。因此，第一上部接墊150的排列自由度可得到提高。第一方向D1及第二方向D2可平行於第一基底100的頂表面100a。第二方向D2可與第一方向D1相交。第三方向D3可實質上垂直於第一基底100的頂表面100a。第一凸塊710可設置在第一基底100與封裝基底1000之間。第一凸塊710可電連接到第一導電結構120及封裝基底1000。第一導電結構120可向半導體晶片500傳送訊號，可向半導體晶片500供應電壓，及/或可使半導體晶片500接地。第一導電結構120可彼此電隔離。儘管圖式中未示出，然而可在第一基底100的頂表面100a上設置第一內連圖案，且第一內連圖案的寬度可大於10 μm。第一內連圖案之間的距離可大於10 μm。第一基底100可具有穿透第一基底100的孔190。孔190可從頂表面100a到達底表面100b穿透第一基底100。
第二基底200可設置在第一基底100的孔190中。第二基底200可與第一基底100間隔開。第二基底200的頂表面200a可設置在與第一基底100的頂表面100a實質上相同的水平高度上。可使用印刷電路板作為第二基底200。第二基底200可包括第二基礎層210、內連線240及第二上部接墊250。第二基礎層210可包含聚合物或陶瓷。儘管圖式中未示出，然而第二基礎層210可包括多個堆疊的層。如果第一基底100與第二基底200之間的熱膨脹係數差異大，則在半導體封裝1的操作期間，在第一基底100及/或第二基底200中可能會出現開裂。舉例來說，如果第二基底200包括半導體晶片，則第一基底100與第二基底200之間的熱膨脹係數差異可為大的。根據本發明概念的一些示例性實施例，第一基底100及第二基底200可包括印刷電路板。因此，半導體封裝1的可靠性可得到提高。儘管圖式中未示出，然而可在第二基底200的頂表面200a上設置第二內連圖案，且第二內連圖案的寬度可小於10 μm。第二內連圖案之間的距離可小於10 μm。
第二上部接墊250可設置在第二基底200的頂表面200a上。第二上部接墊250的節距可小於第一上部接墊150的節距。第二上部接墊250可用作傳送訊號的接墊。內連線240可設置在第二基底200（例如，第二基礎層210）中。不同於圖1B，內連線240可設置在第二基底200的頂部部分上。內連線240可電連接到第二上部接墊250中的至少兩個。多個半導體晶片500可設置在第一基底100的頂表面100a及第二基底200的頂表面200a上。各半導體晶片500可在橫向上彼此間隔開。舉例來說，各半導體晶片500可在第一方向D1上彼此間隔開。當在平面圖中觀察時，半導體晶片500中的每一者可與第一基底100及第二基底200重疊。半導體晶片500中的每一者可設置在第一上部接墊150及第二上部接墊250上。
在半導體晶片500的表面500b上可設置有第一接墊510及第二接墊520。當在平面圖中觀察時，第一接墊510及第二接墊520可分別與第一上部接墊150及第二上部接墊250重疊。半導體晶片500的表面500b可用作主動表面。半導體晶片500的表面500b可面對第一基底100及第二基底200。第一接墊510及第二接墊520可電連接到設置在半導體晶片500中的電路圖案（圖中未示出）。在本說明書中，連接到半導體晶片500的電連接可意指連接到設置在半導體晶片500中的電路圖案的電連接。第一接墊510及第二接墊520可包含導電材料（例如，金屬）。當在平面圖中觀察時，第一接墊510可與第一基底100重疊。第一接墊510可具有第一節距P1。此處，用語「節距」可意指重複排列的元件中的相鄰的兩個元件的兩個對應的側壁之間的距離。
在第一基底100與半導體晶片500之間可設置有第一連接部610。第一連接部610可電連接到第一上部接墊150及第一接墊510。半導體晶片500可經由第一連接部610電連接到第一基底100。半導體晶片500電連接到第一基底100可意指半導體晶片500電連接到第一導電結構120中的至少一個。第一導電結構120可向半導體晶片500傳送電訊號或從半導體晶片500接收電訊號，可向半導體晶片500供應電壓，及/或可將半導體晶片500接地。當在平面圖中觀察時，第一連接部610可與第一接墊510及第一上部接墊150重疊。第一連接部610的節距可實質上等於第一接墊510的第一節距P1及第一上部接墊150的節距。第一上部接墊150可不在第三方向D3上與第一下部接墊121對齊，且因此，第一上部接墊150的排列自由度可得到提高。因此，可減少對半導體晶片500中的電路圖案的設計的限制。第一連接部610中的每一者可包括焊料球、凸塊、或柱體。第一連接部610可包含導電材料(例如，金屬)。
當在平面圖中觀察時，第二接墊520可與第二基底200重疊。第二接墊520可以第二節距P2排列。第二節距P2可不同於第一節距P1。具體來說，第二節距P2可小於第一節距P1。
在第二基底200與半導體晶片500之間可設置有第二連接部620。半導體晶片500可經由第二接墊520及第二連接部620電連接到第二基底200。半導體晶片500中的一個可電連接到第一上部接墊150中的一個或一些以及第二連接部620中的一個或一些。半導體晶片500中的另一個可電連接到第一上部接墊150中的另一個或另一些以及第二連接部620中的另一個或另一些。內連線240可將第二上部接墊250中的一個電連接到第二上部接墊250中的另一個。因此，半導體晶片500可經由第二連接部620電連接到內連線240。半導體晶片500可經由內連線240將電訊號傳送到彼此。第二連接部620中的每一者可包括例如焊料球、凸塊、或柱體。第二連接部620可包含導電材料（例如，金屬）。當在平面圖中觀察時，第二連接部620可分別與第二上部接墊250及第二接墊520重疊。第二連接部620可電連接到第二上部接墊250及第二接墊520。第二連接部620的節距可實質上等於第二接墊520的第二節距P2及第二上部接墊250的節距。第二連接部620的節距可小於第一連接部610的節距。
如果省略第二基底200，則第二接墊520可以與第一接墊510相同或相似的節距排列。在這種情形中，半導體晶片500的電路圖案設計可受到限制或約束。如果省略第二基底200，則第一上部接墊150可以各種節距排列。在這種情形中，製造第一基底100的製程可變得複雜。根據一些示例性實施例，第二基底200可放寬半導體晶片500的電路圖案的設計約束條件。由於半導體晶片500安裝在第一基底100及第二基底200上，因此可簡化製造第一基底100的製程。半導體晶片500可通過第二基底200容易地電連接到彼此。換句話說，半導體晶片500可經由第二基底200的內連線240電連接到彼此。
在半導體晶片500的表面500b上可分別設置有底部填充層410。底部填充層410可密封第一連接部610及第二連接部620。在第一基底100與第二基底200之間可設置有模塑圖案400。模塑圖案400可進一步延伸到第一基底100的底表面100b上以及第二基底200的底表面200b上。第二基底200的底表面200b可與第二基底200的頂表面200a相反。模塑圖案400可包含絕緣聚合物材料。
圖2是與圖1A所示線IB-IB’對應的剖視圖，其示出根據本發明概念示例性實施例的半導體封裝。在下文中，為容易及方便地進行解釋，與以上示例性實施例相同的元件的說明將予以省略或僅簡要提及。
參照圖1A及圖2，半導體封裝2可包括封裝基底1000、第一凸塊710、第一基底100、第二基底200、模塑圖案400、半導體晶片500及第二凸塊720。第二凸塊720可設置在封裝基底1000與第二基底200之間。第二基底200可包括第二基礎層210、第二上部接墊250、內連線240及第二導電結構220。第二基礎層210可設置有多個。第二基礎層210的數目可等於或大於第一基礎層110的數目。內連線240可電連接到第二上部接墊250中的至少兩個。內連線240可在半導體晶片500之間用作訊號傳送路徑。連接到內連線240的第二上部接墊250可用作訊號傳送接墊。
第二導電結構220可包括第二下部接墊221、第二通孔222及第二導電圖案223。第二導電結構220可電連接到第二上部接墊250中對應的一個。在下文中，將闡述第二導電結構220及連接到第二導電結構220的單個第二上部接墊250作為本示例性實施例中的實例。第二下部接墊221可設置在第二基底200的底表面200b上。第二導電圖案223可設置在各第二基礎層210之間且可電連接到第二通孔222。第二通孔222可穿透第二基礎層210中的至少一個。第二通孔222可設置在第二下部接墊221與第二導電圖案223之間以及第二導電圖案223與第二上部接墊250之間。第二凸塊720可設置在封裝基底1000與第二下部接墊221之間以將封裝基底1000與第二下部接墊221電連接到彼此。半導體晶片500的第二接墊520可經由第二連接部620、第二上部接墊250、第二導電結構220及第二凸塊720電連接到封裝基底1000。在一些示例性實施例中，半導體晶片500中的每一者可經由第二導電結構220接地。在一些示例性實施例中，可經由第二導電結構220向半導體晶片500中的每一者供應外部電壓。第二上部接墊250可不在第三方向D3上與第二下部接墊221對齊。因此，可以較少的設計約束條件來設計半導體晶片500的電路圖案以及封裝基底1000的內連線（圖中未示出）。在一些示例性實施例中，可省略第二導電圖案223，且第二上部接墊250可在第三方向D3上與第二凸塊720對齊。第二導電結構220可與內連線240電隔離。因此，可防止在第二導電結構220與內連線240之間發生短路。
圖3是與圖1A所示線IB-IB’對應的剖視圖，其示出根據本發明概念示例性實施例的半導體封裝。在下文中，為容易及方便地進行解釋，與以上示例性實施例相同的元件的說明將予以省略或僅簡要提及。
參照圖1A及圖3，半導體封裝3可包括封裝基底1000、第一凸塊710、第一基底100、第二基底200、模塑圖案400、半導體晶片500及虛擬凸塊721。封裝基底1000、第一凸塊710、第一基底100、第二基底200及半導體晶片500可與參照圖1A及圖1B所闡述的相同。虛擬凸塊721可設置在封裝基底1000與第二基底200之間。第二基底200可通過虛擬凸塊721穩定地附裝到封裝基底1000上。虛擬凸塊721可與封裝基底1000中所包含的導電元件、第二基底200中所包含的導電元件及半導體晶片500電隔離。舉例來說，虛擬凸塊721可與內連線240電隔離。另外，虛擬凸塊721可與第一凸塊710電隔離。
圖4是與圖1A所示線IB-IB’對應的剖視圖，其示出根據本發明概念示例性實施例的半導體封裝。在下文中，為容易及方便地進行解釋，與以上示例性實施例相同的元件的說明將予以省略或僅簡要提及。
參照圖1A及圖4，半導體封裝4可包括封裝基底1000、第一凸塊710、第一基底100、第二基底200、模塑圖案400及半導體晶片500。第一基底100可具有孔190。孔190可從第一基底100的頂表面100a朝第一基底100的底表面100b延伸。孔190可不穿透第一基底100的底表面100b。孔190的底表面190b可設置在第一基底100中。因此，孔190的底表面190b可與第一基底100的底表面100b間隔開。
第二基底200可嵌置在第一基底100的孔190中。舉例來說，第二基底200可設置在孔190的底表面190b上。第二基底200的厚度可小於第一基底100的厚度。第二基底200可與孔190的內側壁間隔開。模塑圖案400可設置在孔190中。模塑圖案400可填充第一基底100與第二基底200之間的間隙。
第一凸塊710可設置在封裝基底1000與第一導電結構120之間。半導體晶片500可經由第一導電結構120及第一凸塊710電連接到封裝基底1000。
虛擬凸塊721可進一步設置在封裝基底1000與第一基底100之間。虛擬凸塊721可支撐第一基底100。
圖5是與圖1A所示線IB-IB’對應的剖視圖，其示出根據本發明概念示例性實施例的半導體封裝。在下文中，為容易及方便地進行解釋，與以上示例性實施例相同的元件的說明將予以省略或僅簡要提及。
參照圖1A及圖5，半導體封裝5可包括封裝基底1000、第一凸塊710、第一基底100、第二基底200、模塑圖案400、半導體晶片500及第二凸塊720。第一基底100的孔190的底表面190b可設置在第一基底100中。第一基底100可包括第一基礎層110及第一導電結構120且可進一步包括連接通孔140。連接通孔140可穿透第一基礎層110中的至少一個。舉例來說，連接通孔140可設置在第一基底100的底表面100b與孔190的底表面190b之間。當在平面圖中觀察時，連接通孔140可與孔190重疊。連接通孔140可與第一導電結構120絕緣。
第二基底200可設置在孔190的底表面190b上且可與孔190的內側壁間隔開。第二基底200可包括第二基礎層210、第二上部接墊250、內連線240及第二導電結構220。第二基礎層210可包括依序堆疊的多個第二基礎層210。第二導電結構220可包括第二下部接墊221、第二通孔222及第二導電圖案223。第二導電結構220可包括第二下部接墊221，且因此第二導電結構220可在第二基底200的底表面200b處被暴露出。第二導電結構220可電連接到連接通孔140。
第二凸塊720可設置在封裝基底1000與第一基底100的底表面100b之間。第二凸塊720可電連接到連接通孔140。因此，半導體晶片500可經由第二導電結構220電連接到封裝基底1000。第二導電結構220可用作接地導電結構或電源導電結構。第二導電結構可在實體上與內連線240間隔開且可與內連線240電隔離。由於第二導電結構220，可對半導體晶片500的電路圖案及/或封裝基底1000的內連圖案進行各種設計。
可在封裝基底1000與第一基底100之間進一步設置虛擬凸塊721。虛擬凸塊721可在實體上與第一凸塊710及第二凸塊720間隔開且可與第一凸塊710及第二凸塊720電隔離。
圖6是說明根據本發明概念示例性實施例的半導體封裝的剖視圖。在下文中，為容易及方便地進行解釋，與以上示例性實施例相同的元件的說明將予以省略或僅簡要提及。
參照圖1A及圖6，半導體封裝6可包括封裝基底1000、第一凸塊710、第一基底100、第二基底200、模塑圖案400、底部填充層410、以及半導體晶片501、502及503。半導體晶片501、502及503可包括第一半導體晶片501、第二半導體晶片502及第三半導體晶片503。第一半導體晶片501可與參照圖1A及圖1B闡述的半導體晶片500中的一個相同。舉例來說，第一半導體晶片501可經由第一連接部610及第二連接部620電連接到第一基底100及第二基底200。
第二半導體晶片502可設置在第一基底100及第二基底200上。第二半導體晶片502可設置有多個。第二半導體晶片502可堆疊在一起。第二半導體晶片502可經由第一連接部610及第二連接部620電連接到第一基底100及第二基底200。在第二半導體晶片502中可設置有穿孔522。第二半導體晶片502可經由穿孔522電連接到彼此。第二半導體晶片502可經由內連線240與第一半導體晶片501交換電訊號。半導體晶片502可經由第一導電結構120電連接到封裝基底1000。第二半導體晶片502可經由第一導電結構120接地或者可經由第一導電結構120被供應電源電壓。第二半導體晶片502的數目並非僅限於圖6所示第二半導體晶片502的數目，而是可作出各種變化。在一些示例性實施例中，可設置單個第二半導體晶片502。儘管圖式中未示出，然而第二基底200可進一步包括圖2所示第二導電結構220。
可在第二半導體晶片502上設置第三半導體晶片503。第三半導體晶片503可不包括穿孔。第三半導體晶片503可經由穿孔522電連接到第二半導體晶片502。第三半導體晶片503可經由穿孔522及內連線240電連接到第一半導體晶片501。第三半導體晶片503可經由穿孔522及第一導電結構120電連接到封裝基底1000。
圖7A是說明根據本發明概念示例性實施例的半導體封裝的平面圖。圖7B是沿圖7A所示線VIIB-VIIB’截取的剖視圖。在下文中，為容易及方便地進行解釋，與以上示例性實施例相同的元件的說明將予以省略或僅簡要提及。
參照圖7A及圖7B，半導體封裝7可包括封裝基底1000、第一凸塊710、第一基底100、第二基底200、模塑圖案400、半導體晶片501及502、以及第三基底300。第一基底100可設置在封裝基底1000上。第一基底100可包括第一基礎層110及第一導電結構120。第一基礎層110及第一導電結構120可與參照圖1A及圖1B所闡述的第一基礎層110及第一導電結構120實質上相同。第一導電結構120可電連接到第一凸塊710。然而，不同於圖1A及圖1B，第一基底100可不具有孔190。
第二基底200可設置在封裝基底1000上。第二基底200可在橫向上與第一基底100間隔開。舉例來說，第二基底200可在第一方向D1上與第一基底100間隔開。第二基底200可包括第二基礎層210、內連線240及第二上部接墊250。第二上部接墊250的節距可小於第一上部接墊150的節距。虛擬凸塊721可設置在封裝基底1000與第二基底200之間。儘管圖式中未示出，然而，第二基底200可進一步包括圖2所示第二導電結構220。
第三基底300可設置在封裝基底1000上。第三基底300可在第一方向D1上與第二基底200間隔開。第三基底300的頂表面300a可設置在與第二基底200的頂表面200a以及第一基底100的頂表面100a實質上相同的水平高度上。第三基底300可包括第三基礎層310、第三導電結構320及第三上部接墊350。第三基礎層310、第三導電結構320及第三上部接墊350可分別與參照圖1A及圖1B闡述的第一基礎層110、第一導電結構120及第一上部接墊150實質上相同。第三導電結構320可彼此電隔離。第三導電結構320可包括第三下部接墊321、第三通孔322及第三導電圖案323。第三上部接墊350的節距可不同於第二上部接墊250的節距。舉例來說，第三上部接墊350的節距可大於第二上部接墊250的節距。第三上部接墊350的節距可等於或不同於第一上部接墊150的節距。第三凸塊730可設置在封裝基底1000與第三基底300之間。第三導電結構320可經由第三凸塊730電連接到封裝基底1000。
半導體晶片501及502可包括第一半導體晶片501及第二半導體晶片502。第一半導體晶片501可安裝在第一基底100及第二基底200上。第一半導體晶片501可與參照圖1A及圖1B闡述的半導體晶片500中的一個相同。舉例來說，在第一半導體晶片501的一個表面501b上可設置有第一接墊510及第二接墊520。第二接墊520的第二節距P2可小於第一接墊510的第一節距P1。第一半導體晶片501可經由第一連接部610連接到第一基底100。第一半導體晶片501可經由第二連接部620電連接到第二基底200的內連線240。
第二半導體晶片502可安裝在第二基底200及第三基底300上。第二半導體晶片502可在橫向上與第一半導體晶片501間隔開。舉例來說，第二半導體晶片502可在第一方向D1上與第一半導體晶片501間隔開。第二半導體晶片502的一個表面502b可面對第二基底200及第三基底300。在第二半導體晶片502的一個表面502b上可設置有第二接墊520及第三接墊530。在平面圖中，第二半導體晶片502的第二接墊520可與第二基底200重疊，且第二半導體晶片502的第三接墊530可與第三基底300重疊。第三接墊530可具有第三節距P3。第二節距P2可不同於第三節距P3。舉例來說，第二節距P2可小於第三節距P3。第三節距P3可等於或不同於第一節距P1。
第二半導體晶片502的第二接墊520可經由第二連接部620電連接到第二基底200。第二半導體晶片502可經由內連線240電連接到第一半導體晶片501。
第二半導體晶片502的第三接墊530可經由第三基底300電連接到封裝基底1000。舉例來說，第二半導體晶片502的第三接墊530可經由第三基底300的第三導電結構320電連接到封裝基底1000。在第三基底300與第二半導體晶片502之間可設置有第三連接部630。第三連接部630可連接到第三上部接墊350及第三接墊530。第三接墊530的第三節距P3可實質上等於第三連接部630的節距以及第三上部接墊350的節距。在一些示例性實施例中，由於設置有第三基底300，因此對第二半導體晶片502的接墊520的節距P2以及接墊530的節距P3的設計的限制可減少。第三導電結構320可向第二半導體晶片502傳送電訊號或電壓或者可將第二半導體晶片502接地。
模塑圖案400可填充第一基底100與第二基底200之間的間隙以及第二基底200與第三基底300之間的間隙。另外，模塑圖案400可延伸到第一基底100的底表面100b上、第二基底200的底表面200b上及/或第三基底300的底表面300b上。
圖8A至圖8E是與圖1A所示線IB-IB’對應的剖視圖，其示出根據本發明概念示例性實施例的製造半導體封裝的方法。在下文中，為容易及方便地進行解釋，與以上示例性實施例相同的特徵的說明將予以省略或僅簡要提及。
參照圖1及圖8A，可將第一基底100設置在支撐基底800上。第一基底100的頂表面100a可與黏合層810實體接觸。第一基底100可通過黏合層810而黏合到支撐基底800。舉例來說，可使用印刷電路板（PCB）作為第一基底100。第一基底100可包括第一基礎層110、第一導電結構120及第一上部接墊150。第一上部接墊150可具有第一節距。
參照圖1A及圖8B，可在第一基底100中形成孔190。舉例來說，可移除第一基底100的一部分來形成孔190。當在平面圖中觀察時，可在第一基底100的中心部分中形成孔190。孔190可暴露出黏合層810。
參照圖1A及圖8C，可將第二基底200及模塑圖案400設置在支撐基底800上。第二基底200可設置在第一基底100的孔190中。可將第二基底200的頂表面200a黏合到黏合層810。可將第二基底200的頂表面200a設置在與第一基底100的頂表面100a相同的水平高度上。第二基底200可包括第二基礎層210、內連線240及第二上部接墊250。第二上部接墊250可具有第二節距。第二節距可小於第一節距。模塑圖案400可形成在第一基底100的底表面100b上以及第二基底200的底表面200b上。另外，模塑圖案400可延伸到第一基底100與第二基底200之間的間隙中。
參照圖1A及圖8D，可移除模塑圖案400的一些部分以形成開口405。開口405可形成在模塑圖案400中。開口405可暴露出第一下部接墊121。之後，可移除支撐基底800及黏合層810以暴露出第一基底100的頂表面100a以及第二基底200的頂表面200a。可將第二基底200的頂表面200a設置在與第一基底100的頂表面100a實質上相同的水平高度上。
參照圖1A及圖8E，可將半導體晶片500安裝在第一基底100及第二基底200上。舉例來說，可在半導體晶片500中的每一者的一個表面500b上形成第一接墊510及第二接墊520。可在第一基底100及第二基底200上將半導體晶片500中的每一者設置成使得第一接墊510及第二接墊520分別與第一上部接墊150及第二上部接墊250對齊。可在第一上部接墊150與第一接墊510之間形成第一連接部610。半導體晶片500可經由第一連接部610連接到第一基底100。可在第二上部接墊250與第二接墊520之間形成第二連接部620。半導體晶片500可經由第二連接部620連接到第二基底200。由於第一基底100的頂表面100a與第二基底200的頂表面200a設置在實質上相同的水平高度上，因此可容易地將半導體晶片500安裝在第一基底100及第二基底200上。可在半導體晶片500的表面500b上形成底部填充層410。底部填充層410可密封第一連接部610及第二連接部620。可在第一基底100的底表面100b上形成焊料710'以連接到第一下部接墊121。
再次參照圖1A及圖1B，可將第一基底100及第二基底200安裝在封裝基底1000上以製造半導體封裝1。可將焊料710'連接到封裝基底1000以使焊料710'形成到第一凸塊710中。在一些示例性實施例中，可在封裝基底1000上形成封裝焊料（圖中未示出）。圖8E所示焊料710'可與封裝焊料接觸，且可對焊料710'以及封裝焊料執行回焊製程以形成第一凸塊710。可通過第一基底100及第一凸塊710將半導體晶片500連接到封裝基底1000。
在某些示例性實施例中，在圖8A至圖8E所示的製造方法中，可使用包括第二導電結構220的第二基底200來製造圖2所示半導體封裝2。可進一步在封裝基底1000與第二基底200之間形成虛擬凸塊721以製造圖3所示半導體封裝3。
根據本發明概念的一些示例性實施例，半導體晶片中的每一者可具有第一接墊及第二接墊。第二接墊的節距可不同於第一接墊的節距。可將半導體晶片中的每一者安裝在第一基底及第二基底上。第二基底的第二上部接墊的節距可不同於第一基底的第一上部接墊的節距。通過在半導體封裝中設置這種第二基底，可以較少的設計約束條件來設計並製造第一基底的第一上部接墊。結果，可減少對半導體晶片的接墊的節距的限制，從而對半導體晶片的電路圖案進行各種設計。
儘管已參照一些示例性實施例闡述了本發明概念，然而對所屬領域中的技術人員來說將顯而易見的是，在不背離本發明概念的精神及範圍的條件下，可作出各種改變及潤飾。因此，應理解，以上示例性實施例並非限制性的，而是說明性的。因此，本發明概念的範圍應由以上權利要求及其等效範圍所許可的最廣範圍的解釋來確定，而不應受上述說明約束或限制。
1、2、3、4、5、6、7‧‧‧半導體封裝100‧‧‧第一基底100a、200a、300a‧‧‧頂表面100b、190b、200b、300b‧‧‧底表面110‧‧‧第一基礎層120‧‧‧第一導電結構121‧‧‧第一下部接墊122‧‧‧第一通孔123‧‧‧第一導電圖案140‧‧‧連接通孔150‧‧‧第一上部接墊190‧‧‧孔200‧‧‧第二基底210‧‧‧第二基礎層220‧‧‧第二導電結構221‧‧‧第二下部接墊222‧‧‧第二通孔223‧‧‧第二導電圖案240‧‧‧內連線250‧‧‧第二上部接墊300‧‧‧第三基底310‧‧‧第三基礎層320‧‧‧第三導電結構321‧‧‧第三下部接墊322‧‧‧第三通孔323‧‧‧第三導電圖案350‧‧‧第三上部接墊400‧‧‧模塑圖案405‧‧‧開口410‧‧‧底部填充層500‧‧‧半導體晶片500b、501b、502b‧‧‧表面501‧‧‧半導體晶片502‧‧‧半導體晶片503‧‧‧半導體晶片510‧‧‧第一接墊520‧‧‧接墊522‧‧‧穿孔530‧‧‧接墊610‧‧‧第一連接部620‧‧‧第二連接部630‧‧‧第三連接部710‧‧‧第一凸塊710'‧‧‧焊料720‧‧‧第二凸塊721‧‧‧虛擬凸塊730‧‧‧第三凸塊800‧‧‧支撐基底810‧‧‧黏合層1000‧‧‧封裝基底D1‧‧‧第一方向D2‧‧‧第二方向D3‧‧‧第三方向P1‧‧‧第一節距P2‧‧‧節距P3‧‧‧節距IB-IB’、VIIB-VIIB’‧‧‧線
根據附圖及隨附詳細說明，本發明概念將變得更顯而易見。 圖1A是說明根據本發明概念示例性實施例的半導體封裝的平面圖。 圖1B是沿圖1A所示線IB-IB’截取的剖視圖。 圖2是說明根據本發明概念示例性實施例的半導體封裝的剖視圖。 圖3是說明根據本發明概念示例性實施例的半導體封裝的剖視圖。 圖4是說明根據本發明概念示例性實施例的半導體封裝的剖視圖。 圖5是說明根據本發明概念示例性實施例的半導體封裝的剖視圖。 圖6是說明根據本發明概念示例性實施例的半導體封裝的剖視圖。 圖7A是說明根據本發明概念示例性實施例的半導體封裝的平面圖。 圖7B是沿圖7A所示線VIIB-VIIB’ 截取的剖視圖。 圖8A至圖8E是說明根據本發明概念示例性實施例的製造半導體封裝的方法的剖視圖。
1‧‧‧半導體封裝
100‧‧‧第一基底
100a、200a‧‧‧頂表面
100b、200b‧‧‧底表面
110‧‧‧第一基礎層
120‧‧‧第一導電結構
121‧‧‧第一下部接墊
122‧‧‧第一通孔
123‧‧‧第一導電圖案
150‧‧‧第一上部接墊
190‧‧‧孔
200‧‧‧第二基底
210‧‧‧第二基礎層
240‧‧‧內連線
250‧‧‧第二上部接墊
400‧‧‧模塑圖案
410‧‧‧底部填充層
500‧‧‧半導體晶片
500b‧‧‧表面
510‧‧‧第一接墊
520‧‧‧接墊
610‧‧‧第一連接部
620‧‧‧第二連接部
710‧‧‧第一凸塊
1000‧‧‧封裝基底
D1‧‧‧第一方向
D3‧‧‧第三方向
P1‧‧‧第一節距
P2‧‧‧節距

Claims (24)

  1. 一種半導體封裝，包括：第一基底，包括第一上部接墊，所述第一上部接墊位於所述第一基底的頂表面上；第二基底，包括第二上部接墊，所述第二上部接墊位於所述第二基底的頂表面上，所述第二上部接墊的節距小於所述第一上部接墊的節距；第一半導體晶片，位於以下兩者上並電連接到以下兩者：(i)所述第一上部接墊中的至少一個以及(ii)所述第二上部接墊中的至少一個；以及模塑圖案，位於所述第一基底的底表面上以及所述第二基底的底表面上。
  2. 如申請專利範圍第1項所述的半導體封裝，其中，所述第一半導體晶片包括多個第一半導體晶片，且所述第一半導體晶片沿橫向排列。
  3. 如申請專利範圍第2項所述的半導體封裝，其中，所述第一半導體晶片中的一個連接到所述第二上部接墊中的一個，所述第一半導體晶片中的另一個連接到所述第二上部接墊中的另一個，且所述第二基底包括內連線，所述內連線連接到所述第二上部接墊中的所述一個及所述第二上部接墊中的所述另一個。
  4. 如申請專利範圍第3項所述的半導體封裝，進一步包括：導電結構，位於所述第二基底中，所述導電結構電連接到所述第二上部接墊中的所述至少一個，所述導電結構與所述內連線電隔離；以及凸塊，位於所述第二基底的所述底表面上，所述凸塊電連接到所述導電結構。
  5. 如申請專利範圍第4項所述的半導體封裝，其中，所述導電結構包括位於所述第二基底的所述底表面上的下部接墊，且所述第二上部接墊不與所述下部接墊垂直對齊。
  6. 如申請專利範圍第1項所述的半導體封裝，進一步包括：第二半導體晶片，位於所述第一基底及所述第二基底上，所述第二半導體晶片位於所述第一半導體晶片的一側；以及第三半導體晶片，位於所述第二半導體晶片上。
  7. 如申請專利範圍第1項所述的半導體封裝，進一步包括：第三基底，位於所述第二基底的一側，所述第三基底包括位於所述第三基底的頂表面上的第三上部接墊；以及第二半導體晶片，位於所述第二基底及所述第三基底上，所述第二半導體晶片電連接到所述第二上部接墊中的至少另一個及所述第三上部接墊中的至少一個。
  8. 一種半導體封裝，包括：第一基底，具有孔；第二基底，位於所述第一基底的所述孔中； 至少一個半導體晶片，位於所述第一基底及所述第二基底上；第一連接部，位於所述第一基底與所述半導體晶片之間；第二連接部，位於所述第二基底與所述半導體晶片之間，所述第二連接部的節距小於所述第一連接部的節距；以及模塑圖案，位於所述第一基底的底表面上以及所述第二基底的底表面上且延伸到所述第一基底與所述第二基底之間的間隙中。
  9. 如申請專利範圍第8項所述的半導體封裝，其中，所述第二基底包括電連接到所述第二連接部中的至少兩個的內連線。
  10. 如申請專利範圍第9項所述的半導體封裝，其中，所述至少一個半導體晶片包括多個半導體晶片，且所述半導體晶片中的一個經由所述內連線電連接到所述半導體晶片中的另一個。
  11. 如申請專利範圍第8項所述的半導體封裝，其中，所述孔穿透所述第一基底的所述頂表面及所述底表面，且所述第一基底的所述頂表面及所述底表面彼此相對。
  12. 一種半導體封裝，包括：多個半導體晶片，沿橫向排列；第一接墊，位於所述半導體晶片的表面上；第二接墊，位於所述半導體晶片的所述表面上；第一基底，經由所述第一接墊電連接到所述半導體晶片，所述第一基底的頂表面面對所述半導體晶片的所述表面； 第二基底，經由所述第二接墊電連接到所述半導體晶片，所述第二基底的頂表面面對所述半導體晶片的所述表面，所述第二接墊的節距小於所述第一接墊的節距；以及模塑圖案，位於所述第一基底的底表面上以及所述第二基底的底表面上且延伸到所述第一基底與所述第二基底之間的間隙中，其中所述第一基底的所述頂表面及所述底表面彼此相對，以及其中所述第二基底的所述頂表面及所述底表面彼此相對。
  13. 如申請專利範圍第12項所述的半導體封裝，其中，所述第二基底包括將所述第二接墊中的至少兩個電連接到彼此的內連線。
  14. 如申請專利範圍第13項所述的半導體封裝，其中，所述半導體晶片包括第一半導體晶片及第二半導體晶片，且所述第一半導體晶片經由所述內連線電連接到所述第二半導體晶片。
  15. 如申請專利範圍第13項所述的半導體封裝，進一步包括：導電結構，位於所述第二基底中，所述導電結構電連接到所述第二接墊中的至少一個，所述導電結構包括導電通孔及導電接墊，所述導電接墊位於所述第二基底的所述底表面上，所述第二 基底的所述底表面與所述第二基底的所述頂表面相對，所述第二基底的所述頂表面面對所述半導體晶片。
  16. 如申請專利範圍第15項所述的半導體封裝，其中，所述導電結構與所述內連線電隔離。
  17. 如申請專利範圍第13項所述的半導體封裝，其中，所述第一基底包括第一基底層及位於所述第一基底層中的第一導電結構，且所述第一導電結構電連接到所述第一接墊。
  18. 如申請專利範圍第12項所述的半導體封裝，進一步包括：封裝基底，其中所述第一基底及所述第二基底位於所述封裝基底上，且所述第一基底及所述第二基底垂直地位於所述封裝基底與所述半導體晶片之間。
  19. 如申請專利範圍第18項所述的半導體封裝，進一步包括：第一凸塊，位於所述封裝基底與所述第一基底之間，且電連接到所述第一基底；以及虛擬凸塊，位於所述封裝基底與所述第二基底之間，所述虛擬凸塊與所述第二基底電隔離。
  20. 如申請專利範圍第18項所述的半導體封裝，其中，所述第一基底包括印刷電路板，且 所述第二基底包括印刷電路板。
  21. 一種半導體封裝，包括：第一基底，包括位於所述第一基底的第一表面上的第一基底接墊，所述第一基底接墊具有第一節距；第二基底，包括位於所述第二基底的第一表面上的第二基底接墊，所述第二基底接墊具有第二節距，所述第二節距小於所述第一節距；第一半導體晶片，包括第一晶片接墊及第二晶片接墊，所述第一晶片接墊具有第三節距，所述第二晶片接墊具有第四節距，所述第四節距小於所述第三節距，所述第一半導體晶片位於所述第一基底接墊中的至少一個與所述第二基底接墊中的至少一個上以使所述第一晶片接墊中的一個電耦合到所述第一基底接墊中的所述至少一個且所述第二晶片接墊中的一個電耦合到所述第二基底接墊中的所述至少一個；以及模塑圖案，位於所述第一基底的第二表面上以及所述第二基底的第二表面上且延伸到所述第一基底與所述第二基底之間的間隙中，其中所述第一基底的所述第一表面及所述第二表面彼此相對，以及其中所述第二基底的所述第一表面及所述第二表面彼此相對。
  22. 如申請專利範圍第21項所述的半導體封裝，進一步包括：第一連接部，將所述第一晶片接墊中的所述一個與所述第一基底接墊中的所述至少一個電耦合；以及第二連接部，將所述第二晶片接墊中的所述一個與所述第二基底接墊中的所述至少一個電耦合。
  23. 如申請專利範圍第21項所述的半導體封裝，其中，所述第二基底包括將所述第二基底接墊中的至少兩個電連接到彼此的內連線。
  24. 如申請專利範圍第21項所述的半導體封裝，其中，所述第一基底包括完全地穿過所述第一基底的孔，且所述第二基底容置在所述孔中。
TW106130204A 2016-12-16 2017-09-05 半導體封裝 TWI758320B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
KR10-2016-0172919 2016-12-16
KR1020160172919A KR102666151B1 (ko) 2016-12-16 2016-12-16 반도체 패키지
??10-2016-0172919 2016-12-16

Publications (2)

Publication Number Publication Date
TW201834190A TW201834190A (zh) 2018-09-16
TWI758320B true TWI758320B (zh) 2022-03-21

Family

ID=62561930

Family Applications (1)

Application Number Title Priority Date Filing Date
TW106130204A TWI758320B (zh) 2016-12-16 2017-09-05 半導體封裝

Country Status (4)

Country Link
US (2) US10361170B2 (zh)
KR (1) KR102666151B1 (zh)
CN (1) CN108206172A (zh)
TW (1) TWI758320B (zh)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180086804A (ko) * 2017-01-23 2018-08-01 앰코 테크놀로지 인코포레이티드 반도체 디바이스 및 그 제조 방법
US10784211B2 (en) 2017-03-14 2020-09-22 Mediatek Inc. Semiconductor package structure
US11387176B2 (en) 2017-03-14 2022-07-12 Mediatek Inc. Semiconductor package structure
US11171113B2 (en) 2017-03-14 2021-11-09 Mediatek Inc. Semiconductor package structure having an annular frame with truncated corners
US11362044B2 (en) 2017-03-14 2022-06-14 Mediatek Inc. Semiconductor package structure
US11264337B2 (en) 2017-03-14 2022-03-01 Mediatek Inc. Semiconductor package structure
KR20200041876A (ko) * 2017-09-13 2020-04-22 인텔 코포레이션 능동 실리콘 브리지
KR102530320B1 (ko) * 2018-11-21 2023-05-09 삼성전자주식회사 반도체 패키지
US11798865B2 (en) * 2019-03-04 2023-10-24 Intel Corporation Nested architectures for enhanced heterogeneous integration
TWI721820B (zh) * 2019-03-14 2021-03-11 聯發科技股份有限公司 半導體封裝結構
US11855056B1 (en) * 2019-03-15 2023-12-26 Eliyan Corporation Low cost solution for 2.5D and 3D packaging using USR chiplets
US20220278084A1 (en) * 2019-09-25 2022-09-01 Intel Corporation Molded interconnects in bridges for integrated-circuit packages
US11264314B2 (en) * 2019-09-27 2022-03-01 International Business Machines Corporation Interconnection with side connection to substrate
US11393759B2 (en) * 2019-10-04 2022-07-19 International Business Machines Corporation Alignment carrier for interconnect bridge assembly
US11233009B2 (en) * 2020-03-27 2022-01-25 Intel Corporation Embedded multi-die interconnect bridge having a molded region with through-mold vias
KR20220084677A (ko) * 2020-12-14 2022-06-21 삼성전자주식회사 반도체 패키지
KR20220151486A (ko) * 2021-05-06 2022-11-15 삼성전자주식회사 파워 무결성 특성을 향상시킬 수 있는 반도체 패키지
US11855043B1 (en) 2021-05-06 2023-12-26 Eliyan Corporation Complex system-in-package architectures leveraging high-bandwidth long-reach die-to-die connectivity over package substrates
US11735529B2 (en) 2021-05-21 2023-08-22 International Business Machines Corporation Side pad anchored by next adjacent via
US20230086691A1 (en) * 2021-09-23 2023-03-23 Intel Corporation Microelectronic assemblies including bridges
US11842986B1 (en) 2021-11-25 2023-12-12 Eliyan Corporation Multi-chip module (MCM) with interface adapter circuitry
US11841815B1 (en) 2021-12-31 2023-12-12 Eliyan Corporation Chiplet gearbox for low-cost multi-chip module applications
US12058874B1 (en) 2022-12-27 2024-08-06 Eliyan Corporation Universal network-attached memory architecture

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100327424A1 (en) * 2009-06-24 2010-12-30 Henning Braunisch Multi-chip package and method of providing die-to-die interconnects in same
US9368450B1 (en) * 2015-08-21 2016-06-14 Qualcomm Incorporated Integrated device package comprising bridge in litho-etchable layer

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4581768B2 (ja) 2005-03-16 2010-11-17 ソニー株式会社 半導体装置の製造方法
US7528474B2 (en) 2005-05-31 2009-05-05 Stats Chippac Ltd. Stacked semiconductor package assembly having hollowed substrate
US7385299B2 (en) 2006-02-25 2008-06-10 Stats Chippac Ltd. Stackable integrated circuit package system with multiple interconnect interface
KR101665556B1 (ko) 2009-11-19 2016-10-13 삼성전자 주식회사 멀티 피치 볼 랜드를 갖는 반도체 패키지
US8704364B2 (en) 2012-02-08 2014-04-22 Xilinx, Inc. Reducing stress in multi-die integrated circuit structures
US8900922B2 (en) 2012-02-16 2014-12-02 Taiwan Semiconductor Manufacturing Company, Ltd. Fine-pitch package-on-package structures and methods for forming the same
US8558395B2 (en) 2012-02-21 2013-10-15 Broadcom Corporation Organic interface substrate having interposer with through-semiconductor vias
US8872349B2 (en) * 2012-09-11 2014-10-28 Intel Corporation Bridge interconnect with air gap in package assembly
US9136236B2 (en) * 2012-09-28 2015-09-15 Intel Corporation Localized high density substrate routing
US9190380B2 (en) * 2012-12-06 2015-11-17 Intel Corporation High density substrate routing in BBUL package
US9263370B2 (en) * 2013-09-27 2016-02-16 Qualcomm Mems Technologies, Inc. Semiconductor device with via bar
SG11201606039TA (en) * 2014-02-26 2016-08-30 Intel Corp Embedded multi-device bridge with through-bridge conductive via signal connection
CN104952838B (zh) * 2014-03-26 2019-09-17 英特尔公司 局部高密度基底布线
US9402312B2 (en) * 2014-05-12 2016-07-26 Invensas Corporation Circuit assemblies with multiple interposer substrates, and methods of fabrication
US9385110B2 (en) * 2014-06-18 2016-07-05 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method
US9666559B2 (en) * 2014-09-05 2017-05-30 Invensas Corporation Multichip modules and methods of fabrication
KR102163039B1 (ko) * 2015-04-07 2020-10-08 삼성전기주식회사 인쇄회로기판, 그 제조방법, 및 전자부품 모듈
US9595494B2 (en) * 2015-05-04 2017-03-14 Qualcomm Incorporated Semiconductor package with high density die to die connection and method of making the same
US9806044B2 (en) * 2016-02-05 2017-10-31 Dyi-chung Hu Bonding film for signal communication between central chip and peripheral chips and fabricating method thereof
US10833052B2 (en) * 2016-10-06 2020-11-10 Micron Technology, Inc. Microelectronic package utilizing embedded bridge through-silicon-via interconnect component and related methods

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100327424A1 (en) * 2009-06-24 2010-12-30 Henning Braunisch Multi-chip package and method of providing die-to-die interconnects in same
US9368450B1 (en) * 2015-08-21 2016-06-14 Qualcomm Incorporated Integrated device package comprising bridge in litho-etchable layer

Also Published As

Publication number Publication date
KR102666151B1 (ko) 2024-05-17
US20190259733A1 (en) 2019-08-22
US10361170B2 (en) 2019-07-23
US20180175001A1 (en) 2018-06-21
KR20180070786A (ko) 2018-06-27
CN108206172A (zh) 2018-06-26
TW201834190A (zh) 2018-09-16

Similar Documents

Publication Publication Date Title
TWI758320B (zh) 半導體封裝
US10573616B2 (en) Semiconductor package and method for fabricating base for semiconductor package
US20160372448A1 (en) Semiconductor structure and a method of making thereof
KR101849057B1 (ko) 반도체 패키지 및 반도체 패키지를 위한 베이스를 제조하기 위한 방법
US10204852B2 (en) Circuit substrate and semiconductor package structure
TWI496270B (zh) 半導體封裝件及其製法
TWI725902B (zh) 半導體封裝結構及其製造方法
KR102517464B1 (ko) 반도체 다이와 이격된 브리지 다이를 포함하는 반도체 패키지
US7989959B1 (en) Method of forming stacked-die integrated circuit
US20140131854A1 (en) Multi-chip module connection by way of bridging blocks
US20130082383A1 (en) Electronic assembly having mixed interface including tsv die
US9786588B2 (en) Circuit substrate and package structure
US10490506B2 (en) Packaged chip and signal transmission method based on packaged chip
JP2011142185A (ja) 半導体装置
KR20210157787A (ko) 반도체 패키지 및 이의 제조 방법
WO2016165074A1 (zh) 一种芯片
KR20180023628A (ko) 반도체 패키지 장치
US8546187B2 (en) Electronic part and method of manufacturing the same
WO2011021364A1 (ja) 半導体装置およびその製造方法
KR20210147453A (ko) 반도체 패키지 및 그 제조 방법
US20140117557A1 (en) Package substrate and method of forming the same
KR20180036947A (ko) 반도체 패키지용 상호 연결 구조체 및 상호 연결 구조체의 제조 방법
TW202306092A (zh) 半導體封裝
US20220149007A1 (en) Chip packaging structure and method
TWI611530B (zh) 具有散熱座之散熱增益型面朝面半導體組體及製作方法