TWI751284B - 低密度同位檢查(ldpc)循環緩衝器速率匹配 - Google Patents

低密度同位檢查(ldpc)循環緩衝器速率匹配 Download PDF

Info

Publication number
TWI751284B
TWI751284B TW107105195A TW107105195A TWI751284B TW I751284 B TWI751284 B TW I751284B TW 107105195 A TW107105195 A TW 107105195A TW 107105195 A TW107105195 A TW 107105195A TW I751284 B TWI751284 B TW I751284B
Authority
TW
Taiwan
Prior art keywords
bits
circular buffer
parity
bit
information block
Prior art date
Application number
TW107105195A
Other languages
English (en)
Chinese (zh)
Other versions
TW201838344A (zh
Inventor
約瑟夫畢那米拉 索瑞亞嘉
須里尼瓦司 庫德卡
湯瑪斯喬瑟夫 李察德森
江勁
王任丘
Original Assignee
美商高通公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 美商高通公司 filed Critical 美商高通公司
Publication of TW201838344A publication Critical patent/TW201838344A/zh
Application granted granted Critical
Publication of TWI751284B publication Critical patent/TWI751284B/zh

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • H03M13/116Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • H03M13/118Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148Structural properties of the code parity-check or generator matrix
    • H03M13/118Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H03M13/1188Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal wherein in the part with the double-diagonal at least one column has an odd column weight equal or greater than three
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63Joint error correction and other techniques
    • H03M13/6306Error control coding in combination with Automatic Repeat reQuest [ARQ] and diversity transmission, e.g. coding schemes for the multiple transmission of the same information or the transmission of incremental redundancy
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63Joint error correction and other techniques
    • H03M13/635Error control coding in combination with rate matching
    • H03M13/6356Error control coding in combination with rate matching by repetition or insertion of dummy data, i.e. rate reduction
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/63Joint error correction and other techniques
    • H03M13/635Error control coding in combination with rate matching
    • H03M13/6362Error control coding in combination with rate matching by puncturing
    • H03M13/6368Error control coding in combination with rate matching by puncturing using rate compatible puncturing or complementary puncturing
    • H03M13/6393Rate compatible low-density parity check [LDPC] codes
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65Purpose and implementation aspects
    • H03M13/6502Reduction of hardware complexity or efficient processing
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65Purpose and implementation aspects
    • H03M13/6508Flexibility, adaptability, parametrability and configurability of the implementation
    • H03M13/6516Support of multiple code parameters, e.g. generalized Reed-Solomon decoder for a variety of generator polynomials or Galois fields
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0041Arrangements at the transmitter end
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0057Block codes
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/004Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056Systems characterized by the type of code used
    • H04L1/0057Block codes
    • H04L1/0058Block-coded modulation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00Arrangements for detecting or preventing errors in the information received
    • H04L1/12Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1812Hybrid protocols; Hybrid automatic repeat request [HARQ]
    • H04L1/1819Hybrid protocols; Hybrid automatic repeat request [HARQ] with retransmission of additional or different redundancy
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/09Error detection only, e.g. using cyclic redundancy check [CRC] codes or single parity bit

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mobile Radio Communication Systems (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
TW107105195A 2017-02-13 2018-02-13 低密度同位檢查(ldpc)循環緩衝器速率匹配 TWI751284B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201762458495P 2017-02-13 2017-02-13
US62/458,495 2017-02-13
US15/894,197 US10348329B2 (en) 2017-02-13 2018-02-12 Low density parity check (LDPC) circular buffer rate matching
US15/894,197 2018-02-12

Publications (2)

Publication Number Publication Date
TW201838344A TW201838344A (zh) 2018-10-16
TWI751284B true TWI751284B (zh) 2022-01-01

Family

ID=63105487

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107105195A TWI751284B (zh) 2017-02-13 2018-02-13 低密度同位檢查(ldpc)循環緩衝器速率匹配

Country Status (9)

Country Link
US (1) US10348329B2 (enExample)
EP (1) EP3580851B1 (enExample)
JP (1) JP7211954B2 (enExample)
KR (1) KR102652057B1 (enExample)
CN (1) CN110249538B (enExample)
BR (1) BR112019016626A2 (enExample)
SG (1) SG11201905916SA (enExample)
TW (1) TWI751284B (enExample)
WO (1) WO2018148742A1 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10784901B2 (en) 2015-11-12 2020-09-22 Qualcomm Incorporated Puncturing for structured low density parity check (LDPC) codes
US10291354B2 (en) 2016-06-14 2019-05-14 Qualcomm Incorporated High performance, flexible, and compact low-density parity-check (LDPC) code
CN108400832B (zh) 2017-02-06 2022-09-09 华为技术有限公司 数据处理方法和通信设备
CN108809509B (zh) * 2017-05-05 2021-01-22 电信科学技术研究院 低密度奇偶校验码的基础图选择方法及装置
US10312939B2 (en) 2017-06-10 2019-06-04 Qualcomm Incorporated Communication techniques involving pairwise orthogonality of adjacent rows in LPDC code
US12476733B2 (en) 2017-06-19 2025-11-18 Qualcomm Incorporated Communication techniques with self-decodable redundancy versions (RVs) using systematic codes
JP6912648B2 (ja) 2017-07-07 2021-08-04 クアルコム,インコーポレイテッド 低密度パリティ検査コードのベースグラフ選択を適用する通信技法
CN114679185A (zh) * 2017-08-11 2022-06-28 中兴通讯股份有限公司 数据编码方法及装置
US11973593B2 (en) * 2018-02-23 2024-04-30 Nokia Technologies Oy LDPC codes for 3GPP NR ultra-reliable low-latency communications
CN113273084B (zh) * 2019-01-11 2023-10-20 华为技术有限公司 无线网络中的数据重传
WO2020199225A1 (en) * 2019-04-05 2020-10-08 Qualcomm Incorporated Rate matching for different transmission modes
WO2021010623A1 (ko) * 2019-07-12 2021-01-21 엘지전자 주식회사 Harq 동작을 위한 인코딩 기법
CN112865810A (zh) * 2019-11-28 2021-05-28 华为技术有限公司 编译码方法及装置
WO2021159057A1 (en) * 2020-02-07 2021-08-12 Ofinno, Llc Transmission and access in wireless networks
US11411779B2 (en) 2020-03-31 2022-08-09 XCOM Labs, Inc. Reference signal channel estimation
CN116325684A (zh) 2020-10-19 2023-06-23 艾斯康实验室公司 用于无线通信系统的参考信号
WO2022093988A1 (en) 2020-10-30 2022-05-05 XCOM Labs, Inc. Clustering and/or rate selection in multiple-input multiple-output communication systems
US11764911B2 (en) * 2021-04-05 2023-09-19 Nokia Technologies Oy Method of shifting redundancy version for the transmission of a transport block over multiple slots
WO2022241436A1 (en) 2021-05-14 2022-11-17 XCOM Labs, Inc. Scrambling identifiers for wireless communication systems
CN115811379A (zh) * 2021-09-15 2023-03-17 华为技术有限公司 编码方法、译码方法以及相关装置
US20230318758A1 (en) * 2022-04-04 2023-10-05 Qualcomm Incorporated Network coding for multi-link device networks
US20240348364A1 (en) * 2023-04-13 2024-10-17 Hong Kong Applied Science And Technology Research Institute Methods and apparatuses for facilitating de-rate matching of bits of transmitted symbols formed after a rate matching procedure
WO2025118454A1 (en) * 2023-12-05 2025-06-12 Huawei Technologies Co., Ltd. Rate matching method and apparatuses
WO2025216498A1 (ko) * 2024-04-08 2025-10-16 삼성전자 주식회사 통신 시스템에서 저밀도 패리티 검사 부호의 베이스 그래프를 설계하는 방법 및 그 베이스 그래프와 이를 위한 부호화/복호화 방법 및 장치

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110239075A1 (en) * 2007-06-12 2011-09-29 Jun Xu Channel coding, modulating and mapping method for hybrid automatic repeat request of low density parity check code
US20130031438A1 (en) * 2011-07-29 2013-01-31 Stec, Inc. Multi-rate ldpc decoding
US8839077B2 (en) * 2009-12-31 2014-09-16 National Tsing Hua University Low density parity check codec

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6633865B1 (en) 1999-12-23 2003-10-14 Pmc-Sierra Limited Multithreaded address resolution system
US6633856B2 (en) 2001-06-15 2003-10-14 Flarion Technologies, Inc. Methods and apparatus for decoding LDPC codes
US6961888B2 (en) 2002-08-20 2005-11-01 Flarion Technologies, Inc. Methods and apparatus for encoding LDPC codes
CN101006668B (zh) * 2004-06-16 2012-03-21 英飞聂拉股份有限公司 用于任意客户机负荷和格式类型的客户机信号的传送的方法和装置
US20070109956A1 (en) * 2005-08-30 2007-05-17 Samsung Electronics Co., Ltd. Apparatus and method for transmitting and receiving data in a frequency division multiple access system, and system thereof
KR20070080392A (ko) * 2006-02-07 2007-08-10 삼성전자주식회사 저밀도 패러티 검사 부호의 천공 방법
UA94655C2 (ru) * 2007-03-27 2011-05-25 Квелкомм Инкорпорейтед Выравнивание скорости передачи на основе циклического буфера
US8726121B2 (en) * 2007-03-27 2014-05-13 Qualcomm Incorporated Circular buffer based rate matching
US9686044B2 (en) * 2007-03-27 2017-06-20 Qualcomm Incorporated Rate matching with multiple code block sizes
CN101075857B (zh) * 2007-04-29 2010-05-26 中兴通讯股份有限公司 一种turbo码的块交织及HARQ包生成方法
KR101479336B1 (ko) * 2007-05-29 2015-01-07 삼성전자주식회사 통신 시스템에서 제어 심볼 및 데이터 심볼 송/수신 장치 및 방법
US20080301536A1 (en) * 2007-05-31 2008-12-04 Interdigital Technology Corporation Channel coding and rate matching for lte control channels
EP2111703B1 (en) * 2007-06-13 2013-01-02 LG Electronics Inc. Method for sub -packet generation with adaptive bit index
US7890834B2 (en) * 2007-06-20 2011-02-15 Motorola Mobility, Inc. Apparatus comprising a circular buffer and method for assigning redundancy versions to a circular buffer
US8189559B2 (en) * 2007-07-23 2012-05-29 Samsung Electronics Co., Ltd. Rate matching for hybrid ARQ operations
US7986741B2 (en) * 2007-09-28 2011-07-26 Samsung Electronics Co., Ltd. Method and apparatus of improved circular buffer rate matching for turbo-coded MIMO-OFDM wireless systems
CN101188428B (zh) * 2007-12-10 2012-09-05 中兴通讯股份有限公司 一种ldpc码的有限长度循环缓存的速率匹配方法
US7924763B2 (en) * 2007-12-11 2011-04-12 Motorola Mobility, Inc. Method and appratus for rate matching within a communication system
CN101867443B (zh) * 2009-04-14 2015-05-20 中兴通讯股份有限公司 速率匹配方法和装置
US9753733B2 (en) * 2012-06-15 2017-09-05 Apple Inc. Methods, apparatus, and processors for packing multiple iterations of loop in a loop buffer
US9844036B2 (en) * 2013-01-02 2017-12-12 Lg Electronics Inc. Data transmission method for terminal in a wireless communication system, and terminal using the method
US20170230149A1 (en) 2013-07-11 2017-08-10 InterDigital Pantent Holdings, Inc. Systems and methods for smart harq for wifi
WO2015188871A1 (en) 2014-06-13 2015-12-17 Huawei Technologies Co.,Ltd Transmitter and receiver devices performing repetition before interleaving and puncturing after interleaving and methods thereof
WO2017131813A1 (en) 2016-01-29 2017-08-03 Intel IP Corporation Rate matching using low-density parity-check codes
WO2017171396A1 (ko) 2016-03-29 2017-10-05 엘지전자 주식회사 무선 통신 시스템에서 기지국과 단말이 데이터 신호를 송수신하는 방법 및 이를 지원하는 장치
US10362565B2 (en) 2016-06-29 2019-07-23 Lg Electronics Inc. Method and user equipment for transmitting uplink signal, and method and base station for receiving uplink signal

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110239075A1 (en) * 2007-06-12 2011-09-29 Jun Xu Channel coding, modulating and mapping method for hybrid automatic repeat request of low density parity check code
US8839077B2 (en) * 2009-12-31 2014-09-16 National Tsing Hua University Low density parity check codec
US20130031438A1 (en) * 2011-07-29 2013-01-31 Stec, Inc. Multi-rate ldpc decoding

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Ericsson: "Rate Matching for LDPC Codes", 3GPP Draft; R1-1611322, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, No. Reno, USA; Nov. 14, 2016-Nov. 18, 2016, *
Qualcomm Incorporated: "LDPC Rate Compatible Design", 3GPP Draft; R1-1700830, 3rd Generation Partnership Project (3GPP), Mobile Competence Centre; 650, Route Des Lucioles; F-06921 Sophia-Antipolis Cedex; France, vol. RAN WG1, Jan. 16, 2017-Jan. 20, 2017,; *

Also Published As

Publication number Publication date
US20180234114A1 (en) 2018-08-16
EP3580851A1 (en) 2019-12-18
KR102652057B1 (ko) 2024-03-27
TW201838344A (zh) 2018-10-16
EP3580851B1 (en) 2024-07-24
WO2018148742A1 (en) 2018-08-16
US10348329B2 (en) 2019-07-09
JP7211954B2 (ja) 2023-01-24
CN110249538B (zh) 2023-07-14
CN110249538A (zh) 2019-09-17
BR112019016626A2 (pt) 2020-04-07
SG11201905916SA (en) 2019-08-27
JP2020507993A (ja) 2020-03-12
KR20190113828A (ko) 2019-10-08

Similar Documents

Publication Publication Date Title
TWI751284B (zh) 低密度同位檢查(ldpc)循環緩衝器速率匹配
JP6980797B2 (ja) 複数の低密度パリティチェック(ldpc)ベースグラフの設計
JP7050785B2 (ja) 密度進化を用いたポーラー符号構築のためのネスト化構造
US20180019766A1 (en) Pipelining for polar code list decoding
TWI745579B (zh) 用於極性碼的有效率交錯器設計
US10447303B2 (en) Low-density parity check (LDPC) incremental parity-check matrix rotation
CN111684725B (zh) 用于冗余版本的低密度奇偶校验(ldpc)奇偶校验比特存储
TWI772457B (zh) 用於極化碼的高效交錯器設計
EP3566323A1 (en) Encoding and decoding using golay-based block codes
HK40013387B (en) Low density parity check (ldpc) circular buffer rate matching
HK40013387A (en) Low density parity check (ldpc) circular buffer rate matching