TWI611526B - 底部塡充材料及使用其之半導體裝置的製造方法 - Google Patents

底部塡充材料及使用其之半導體裝置的製造方法 Download PDF

Info

Publication number
TWI611526B
TWI611526B TW103131085A TW103131085A TWI611526B TW I611526 B TWI611526 B TW I611526B TW 103131085 A TW103131085 A TW 103131085A TW 103131085 A TW103131085 A TW 103131085A TW I611526 B TWI611526 B TW I611526B
Authority
TW
Taiwan
Prior art keywords
underfill material
epoxy resin
semiconductor wafer
acid anhydride
inflection point
Prior art date
Application number
TW103131085A
Other languages
English (en)
Other versions
TW201528452A (zh
Inventor
Taichi Koyama
Original Assignee
Dexerials Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dexerials Corp filed Critical Dexerials Corp
Publication of TW201528452A publication Critical patent/TW201528452A/zh
Application granted granted Critical
Publication of TWI611526B publication Critical patent/TWI611526B/zh

Links

Classifications

    • C—CHEMISTRY; METALLURGY
    • C08—ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08G—MACROMOLECULAR COMPOUNDS OBTAINED OTHERWISE THAN BY REACTIONS ONLY INVOLVING UNSATURATED CARBON-TO-CARBON BONDS
    • C08G59/00—Polycondensates containing more than one epoxy group per molecule; Macromolecules obtained by polymerising compounds containing more than one epoxy group per molecule using curing agents or catalysts which react with the epoxy groups
    • C08G59/18—Macromolecules obtained by polymerising compounds containing more than one epoxy group per molecule using curing agents or catalysts which react with the epoxy groups ; e.g. general methods of curing
    • C08G59/40—Macromolecules obtained by polymerising compounds containing more than one epoxy group per molecule using curing agents or catalysts which react with the epoxy groups ; e.g. general methods of curing characterised by the curing agents used
    • C08G59/42—Polycarboxylic acids; Anhydrides, halides or low molecular weight esters thereof
    • C08G59/4215—Polycarboxylic acids; Anhydrides, halides or low molecular weight esters thereof cycloaliphatic
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J7/00—Adhesives in the form of films or foils
    • C—CHEMISTRY; METALLURGY
    • C08—ORGANIC MACROMOLECULAR COMPOUNDS; THEIR PREPARATION OR CHEMICAL WORKING-UP; COMPOSITIONS BASED THEREON
    • C08L—COMPOSITIONS OF MACROMOLECULAR COMPOUNDS
    • C08L63/00—Compositions of epoxy resins; Compositions of derivatives of epoxy resins
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09D—COATING COMPOSITIONS, e.g. PAINTS, VARNISHES OR LACQUERS; FILLING PASTES; CHEMICAL PAINT OR INK REMOVERS; INKS; CORRECTING FLUIDS; WOODSTAINS; PASTES OR SOLIDS FOR COLOURING OR PRINTING; USE OF MATERIALS THEREFOR
    • C09D133/00—Coating compositions based on homopolymers or copolymers of compounds having one or more unsaturated aliphatic radicals, each having only one carbon-to-carbon double bond, and at least one being terminated by only one carboxyl radical, or of salts, anhydrides, esters, amides, imides, or nitriles thereof; Coating compositions based on derivatives of such polymers
    • C09D133/04—Homopolymers or copolymers of esters
    • C09D133/06—Homopolymers or copolymers of esters of esters containing only carbon, hydrogen and oxygen, the oxygen atom being present only as part of the carboxyl radical
    • C09D133/062—Copolymers with monomers not covered by C09D133/06
    • C09D133/066—Copolymers with monomers not covered by C09D133/06 containing -OH groups
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J133/00—Adhesives based on homopolymers or copolymers of compounds having one or more unsaturated aliphatic radicals, each having only one carbon-to-carbon double bond, and at least one being terminated by only one carboxyl radical, or of salts, anhydrides, esters, amides, imides, or nitriles thereof; Adhesives based on derivatives of such polymers
    • C09J133/18—Homopolymers or copolymers of nitriles
    • C09J133/20—Homopolymers or copolymers of acrylonitrile
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J163/00—Adhesives based on epoxy resins; Adhesives based on derivatives of epoxy resins
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/293—Organic, e.g. plastic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27—Manufacturing methods
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2203/00—Applications of adhesives in processes or use of adhesives in the form of films or foils
    • C09J2203/326—Applications of adhesives in processes or use of adhesives in the form of films or foils for bonding electronic components such as wafers, chips or semiconductors
    • C—CHEMISTRY; METALLURGY
    • C09—DYES; PAINTS; POLISHES; NATURAL RESINS; ADHESIVES; COMPOSITIONS NOT OTHERWISE PROVIDED FOR; APPLICATIONS OF MATERIALS NOT OTHERWISE PROVIDED FOR
    • C09J—ADHESIVES; NON-MECHANICAL ASPECTS OF ADHESIVE PROCESSES IN GENERAL; ADHESIVE PROCESSES NOT PROVIDED FOR ELSEWHERE; USE OF MATERIALS AS ADHESIVES
    • C09J2301/00—Additional features of adhesives in the form of films or foils
    • C09J2301/30—Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier
    • C09J2301/312—Additional features of adhesives in the form of films or foils characterized by the chemical, physicochemical or physical properties of the adhesive or the carrier parameters being the characterizing feature
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68377—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/1302—Disposition
    • H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111—Tin [Sn] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13147—Copper [Cu] as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/27001—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate
    • H01L2224/27003—Involving a temporary auxiliary member not forming part of the manufacturing apparatus, e.g. removable or sacrificial coating, film or substrate for holding or transferring the layer preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/27—Manufacturing methods
    • H01L2224/271—Manufacture and pre-treatment of the layer connector preform
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/2919—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H01L2224/29191—The principal constituent being an elastomer, e.g. silicones, isoprene, neoprene
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199—Material of the matrix
    • H01L2224/2929—Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • H01L2224/29291—The principal constituent being an elastomer, e.g. silicones, isoprene, neoprene
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001—Core members of the layer connector
    • H01L2224/29099—Material
    • H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298—Fillers
    • H01L2224/29299—Base material
    • H01L2224/29386—Base material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2224/29387—Ceramics, e.g. crystalline carbides, nitrides or oxides
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/731—Location prior to the connecting process
    • H01L2224/73101—Location prior to the connecting process on the same surface
    • H01L2224/73103—Bump and layer connectors
    • H01L2224/73104—Bump and layer connectors the bump connector being embedded into the layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81193—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed on both the semiconductor or solid-state body and another item or body to be connected to the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/812—Applying energy for connecting
    • H01L2224/81201—Compression bonding
    • H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H01L2224/81204—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319—Arrangement of the layer connectors prior to mounting
    • H01L2224/83191—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/832—Applying energy for connecting
    • H01L2224/83201—Compression bonding
    • H01L2224/83203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
    • H01L2224/83204—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding with a graded temperature profile
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838—Bonding techniques
    • H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83855—Hardening the adhesive by curing, i.e. thermosetting
    • H01L2224/83862—Heat curing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9211—Parallel connecting processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/921—Connecting a surface with connectors of different types
    • H01L2224/9212—Sequential connecting processes
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
    • H01L24/92—Specific sequence of method steps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0635—Acrylic polymer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06—Polymers
    • H01L2924/0665—Epoxy resin
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation
    • H01L2924/186—Material

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Organic Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Health & Medical Sciences (AREA)
  • Polymers & Plastics (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Medicinal Chemistry (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Materials Engineering (AREA)
  • Wood Science & Technology (AREA)
  • Wire Bonding (AREA)
  • Adhesives Or Adhesive Processes (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Adhesive Tapes (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Description

底部填充材料及使用其之半導體裝置的製造方法
本發明係關於一種用於構裝半導體晶片之底部填充材料、及使用其之半導體裝置之製造方法。
近年來，於半導體晶片之構裝方法中，為了縮短步驟，業界正研究使用在半導體IC(Integrated Circuit，積體電路)電極上貼附底部填充膜之「預供給型底部填充膜(PUF：Pre-applied Underfill Film)」。
使用該預供給型底部填充膜之構裝方法例如藉由如下方式進行(例如參照專利文獻1)。
步驟A：於晶圓上貼附底部填充膜，進行切割而獲得半導體晶片。
步驟B：於貼合有底部填充膜之狀態下，將半導體晶片位置對準而搭載。
步驟C：將半導體晶片熱壓接，藉由焊點凸塊之金屬鍵而確保傳導，及藉由底部填充膜之硬化而進行接著。
預供給型底部填充膜由於係在預先層壓於晶圓之狀態下使用，故對於向基板之構裝而言，為了實現良好之焊料連接性，而將熔融黏度設定為較低。例如，多數情況下將儲存彈性模數G'設定為10E+04Pa以下，將損失彈性模數G"設定為10E+03Pa左右，進而熔融狀態之流動性未 顯示出非賓漢流動性，因此構裝時之空氣排除變得不充分，成為內部存在空隙之構裝體。
[專利文獻1]日本特開2005-28734號公報
本發明係鑒於此種習知之實際情況而提出者，提供一種可實現無空隙構裝及良好焊接性之底部填充材料、及使用其之半導體裝置之製造方法。
為了解決上述課題，本發明係一種於將形成有附焊料電極之半導體晶片搭載於形成有與附焊料電極對向之對向電極的電子零件之前，被預先貼合於半導體晶片的底部填充材料，其特徵在於：含有環氧樹脂、酸酐、丙烯酸樹脂、及有機過氧化物，於60℃以上100℃以下之任意溫度下顯示出非賓漢流動性，動態黏彈性測量中之儲存彈性模數G'於10E+02rad/s以下之角頻率區域具有反曲點，該反曲點以下之角頻率的儲存彈性模數G'為10E+05Pa以上10E+06Pa以下。
又，本發明之半導體裝置之製造方法的特徵在於具有：搭載步驟：將形成有附焊料電極且於該電極面貼合有底部填充材料之半導體晶片搭載於形成有與上述附焊料電極對向之對向電極的電子零件；及熱壓接步驟：將上述半導體晶片與上述電子零件熱壓接，上述底部填充材料含有環氧樹脂、酸酐、丙烯酸樹脂、及有機過氧化物，於60℃以上100℃以下之任意溫度下顯示出非賓漢流動性，動態黏彈性測量中之儲存彈性模數G'於10E+02rad/s以下之角頻率區域具有反曲點，該反曲點以下之角頻率的儲存彈性模數G'為10E+05Pa以上且10E+06Pa以下。
根據本發明，由於在熔融時顯示出非賓漢流動性，具有既定儲存彈性模數G'，因此可實現無空隙構裝及良好之焊接性。
1‧‧‧晶圓
2‧‧‧底部填充膜
3‧‧‧治具
4‧‧‧刀片
10‧‧‧半導體晶片
11‧‧‧半導體
12‧‧‧電極
13‧‧‧焊料
20‧‧‧底部填充材料
21‧‧‧接著劑層
30‧‧‧電路基板
31‧‧‧基材
32‧‧‧對向電極
圖1係示意地表示搭載前之半導體晶片與電路基板之剖面圖。
圖2係示意地表示搭載時之半導體晶片與電路基板之剖面圖。
圖3係示意地表示熱壓接後之半導體晶片與電路基板之剖面圖。
圖4係表示熔融狀態之主曲線之一例的曲線圖。
圖5係表示本實施形態之半導體裝置之製造方法的流程圖。
圖6係示意地表示在晶圓上貼附底部填充膜之步驟之立體圖。
圖7係示意地表示切割晶圓之步驟之立體圖。
圖8係示意地表示拾取半導體晶片之步驟之立體圖。
以下，按照下述順序對本發明之實施形態進行詳細說明。
1.底部填充材料
2.半導體裝置之製造方法
3.實施例
<1.底部填充材料>
本實施形態之底部填充材料係於將形成有附焊料電極之半導體晶片搭載於形成有與附焊料電極對向之對向電極的電子零件之前，預先貼合於半導體晶片者。
圖1係示意地表示搭載前之半導體晶片與電路基板之剖面圖，圖2係示意地表示搭載時之半導體晶片與電路基板之剖面圖，及圖3 係示意地表示熱壓接後之半導體晶片與電路基板之剖面圖。
如圖1~圖3所示，本實施形態之底部填充材料20係預先貼合於形成有附焊料電極之半導體晶片10的電極面而使用，利用底部填充材料20硬化而成之接著層21，將半導體晶片10與形成有與附焊料電極對向之對向電極之電路基板30進行接合。
半導體晶片10於矽等半導體11表面形成有積體電路，並具有稱為凸塊之連接用附焊料電極。附焊料電極係於由銅等構成之電極12上接合有焊料13者，且具有將電極12厚度與焊料13厚度合計之厚度。
作為焊料，可使用Sn-37Pb共晶焊料(熔點183℃)、Sn-Bi焊料(熔點139℃)、Sn-3.5Ag(熔點221℃)、Sn-3.0Ag-0.5Cu(熔點217℃)、Sn-5.0Sb(熔點240℃)等。
電路基板30於例如硬質基板、可撓性基板等基材31上形成電路。又，於搭載半導體晶片10之構裝部形成有對向電極32，該對向電極32在與半導體晶片10之附焊料電極對向之位置形成具有既定厚度。
底部填充材料20含有膜形成樹脂、環氧樹脂、酸酐、丙烯酸樹脂、及有機過氧化物。
膜形成樹脂相當於重量平均分子量為10×104以上之高分子量樹脂，就膜形成性之觀點而言，較佳為10×104~100×104之重量平均分子量。作為膜形成樹脂，可使用丙烯酸橡膠聚合物、苯氧基樹脂、環氧樹脂、改質環氧樹脂、胺基甲酸酯樹脂等各種樹脂。該等膜形成樹脂可單獨使用1種，亦可組合2種以上而使用。該等之中，就膜強度及接著性之觀點而言，本實施形態較佳使用具有縮水甘油基之丙烯酸橡膠聚合物。又，丙烯酸橡膠聚合物之玻璃轉移溫度Tg較佳為-30℃以上20℃以下。藉此，可提高底部填充材料20之可撓性。
作為環氧樹脂，例如可列舉：四(縮水甘油氧基苯基)乙烷、 四(縮水甘油氧基甲基苯基)乙烷、四(縮水甘油氧基苯基)甲烷、三(縮水甘油氧基苯基)乙烷、三(縮水甘油氧基苯基)甲烷等環氧丙基醚型環氧樹脂、二環戊二烯型環氧樹脂、縮水甘油胺型環氧樹脂、雙酚A型環氧樹脂、雙酚F型環氧樹脂、雙酚S型環氧樹脂、螺環型環氧樹脂、萘型環氧樹脂、聯苯型環氧樹脂、萜烯型環氧樹脂、四溴雙酚A型環氧樹脂、甲酚酚醛清漆型環氧樹脂、苯酚酚醛清漆型環氧樹脂、α-萘酚酚醛清漆型環氧樹脂、溴化苯酚酚醛清漆型環氧樹脂等。該等環氧樹脂可單獨使用1種，亦可組合2種以上而使用。該等之中，就高接著性、耐熱性之方面而言，本實施形態較佳使用環氧丙基醚型環氧樹脂。
酸酐具有去除焊料表面之氧化膜之助熔功能，因此可獲得優異之連接可靠性。作為酸酐，例如可列舉：六氫鄰苯二甲酸酐、甲基四氫鄰苯二甲酸酐等脂環式酸酐，四丙烯基琥珀酸酐、十二烯基琥珀酸酐等脂肪族酸酐，鄰苯二甲酸酐、偏苯三甲酸酐、均苯四甲酸二酐等芳香族酸酐等。該等環氧硬化劑可單獨使用1種，亦可組合2種以上而使用。該等環氧硬化劑之中，就該等中之焊料連接性之方面而言，較佳使用脂環式酸酐。
又，較佳添加硬化促進劑。作為硬化促進劑之具體例，可列舉：1,8-二氮雙環(5,4,0)十一烯-7鹽(DBU鹽)、2-甲基咪唑、2-乙基咪唑、2-乙基-4-甲基咪唑等咪唑類、2-(二甲基胺基甲基)苯酚等三級胺類、三苯基膦等膦類、辛酸錫等金屬化合物等。
作為丙烯酸樹脂，可使用單官能(甲基)丙烯酸酯、2官能以上之(甲基)丙烯酸酯。作為單官能(甲基)丙烯酸酯，可列舉：(甲基)丙烯酸甲酯、(甲基)丙烯酸乙酯、(甲基)丙烯酸正丙酯、(甲基)丙烯酸異丙酯、(甲基)丙烯酸正丁酯等。作為2官能以上之(甲基)丙烯酸酯，可列舉：茀系丙烯酸酯、雙酚F-EO改質二(甲基)丙烯酸酯、雙酚A-EO改質二(甲基)丙烯酸酯、三羥甲基丙烷PO改質(甲基)丙烯酸酯、多官能(甲基)丙烯酸胺基甲酸 酯等。該等丙烯酸樹脂可單獨使用，亦可組合2種以上而使用。該等之中，本實施形態較佳使用茀系丙烯酸酯。
作為有機過氧化物，例如可列舉：過氧縮酮、過氧化酯、過氧化氫、過氧化二烷基、過氧化二醯基、過氧化二碳酸酯等。該等有機過氧化物可單獨使用，亦可組合2種以上而使用。該等之中，本實施形態較佳使用過氧縮酮。
又，作為其他添加組成物，較佳含有無機填料。藉由含有無機填料，可調整壓接時之樹脂層的流動性。作為無機填料，可使用矽石、滑石、氧化鈦、碳酸鈣、氧化鎂等。
亦可進而視需要添加環氧系、胺基系、巰基-硫醚系、脲基系等之矽烷偶合劑。
藉由如此併用硬化反應相對較慢之環氧系、與硬化反應相對較快之丙烯酸，可實現無空隙構裝及良好之焊接性。
又，底部填充材料於60℃以上100℃以下之任意溫度顯示如下非賓漢流動性：表示若不施加某固定以上之應力(降伏應力)，則不會引起流動之行為。非賓漢流動性例如可根據動態黏彈性測量中之動態黏性率η'相對於角頻率以10的1次方之斜率成反比例的關係而知曉。
圖4係表示利用動態黏彈性測量之熔融狀態的主曲線之一例的曲線圖。於圖4所示之主曲線中，底部填充材料之儲存彈性模數G'於10E+02rad/s以下之角頻率區域具有反曲點，反曲點以下之角頻率的儲存彈性模數G'於10E+05Pa以上10E+06Pa以下之範圍內成為固定值。藉此，可實現無空隙構裝及良好之焊接性。
又，丙烯酸樹脂與有機過氧化物之合計質量和環氧樹脂與酸酐之合計質量的比較佳為7：3~4：6。藉此，可獲得實現無空隙構裝及良好焊接性之底部填充材料。
其次，對上述底部填充材料形成為膜狀之預供給型底部填充膜之製造方法進行說明。首先，使含有膜形成樹脂、環氧樹脂、酸酐、丙烯酸樹脂、及有機過氧化物之接著劑組成物溶解於溶劑中。作為溶劑，可使用甲苯、乙酸乙酯等、或該等之混合溶劑。於製備樹脂組成物後，利用棒式塗佈機、塗佈裝置等塗佈於剝離基材上。
剝離基材例如係由如下積層構造構成，而防止組成物之乾燥，並且維持組成物之形狀，上述積層構造係將聚矽氧等剝離劑塗佈於PET(Poly Ethylene Terephthalate，聚對苯二甲酸乙二酯)、OPP(Oriented Polypropylene，延伸聚丙烯)、PMP(Poly-4-methylpentene-1，聚-4-甲基戊烯-1)、PTFE(Polytetrafluoroethylene，聚四氟乙烯)等而成。
其次，藉由熱烘箱、加熱乾燥裝置等使塗佈於剝離基材上之樹脂組成物乾燥。藉此，可獲得既定厚度之預供給型底部填充膜。
<2.半導體裝置之製造方法>
其次，對使用上述預供給型底部填充膜之半導體裝置之製造方法進行說明。
圖5係表示本實施形態之半導體裝置之製造方法之流程圖。如圖5所示，本實施形態之半導體裝置之製造方法包括：底部填充膜貼附步驟S1、切割步驟S2、半導體晶片搭載步驟S3、及熱壓接步驟S4。
圖6係示意地表示在晶圓上貼附底部填充膜之步驟的立體圖。如圖6所示，底部填充膜貼附步驟S1係藉由具有大於晶圓1直徑之直徑且具有環狀或框狀框架的治具3以固定晶圓1，於晶圓1上貼附底部填充膜2。底部填充膜2係於切割晶圓1時保護並固定晶圓1，於拾取時作為保持之切割膠帶發揮功能。再者，於晶圓1內嵌製作有大量IC(Integrated Circuit)，於晶圓1之接著面對每個如圖1所示般藉由劃線劃分之半導體晶片10設置附焊料電極。
圖7係示意地表示切割晶圓之步驟之立體圖。如圖7所示，切割步驟S2係沿劃線按壓刀片4來切削晶圓1，而分割成各個半導體晶片。
圖8係示意地表示拾取半導體晶片之步驟之立體圖。如圖8所示，各附底部填充膜之半導體晶片10係於保持底部填充膜之狀態下被拾取。
如圖2所示，半導體晶片搭載步驟S3係將附底部填充膜之半導體晶片10與電路基板30經由底部填充膜進行配置。又，將附底部填充膜之半導體晶片10以附焊料電極與對向電極32對向之方式進行位置對準而配置。然後，藉由加熱接合機，於使底部填充膜產生流動性但未發生正式硬化之程度的既定溫度、壓力、時間之條件下進行加熱按壓而搭載。
搭載時之溫度條件較佳為30℃以上155℃以下。又，壓力條 件較佳為50N以下，更佳為40N以下。又，時間條件較佳為0.1秒以上10秒以下，更佳為0.1秒以上1.0秒以下。藉此，可成為不使附焊料電極熔融而與電路基板30側之電極接觸之狀態，可成為底部填充膜未完全硬化之狀態。又，由於在低溫下進行固定，故可抑制空隙之產生，減少對半導體晶片10之損壞。
以下之熱壓接步驟S4例如係於以既定升溫速度自第1溫度升溫至第2溫度之接合條件下，使附焊料電極之焊料熔融而形成金屬鍵，並且使底部填充膜完全硬化。
又，接合頭係至搭載後之底部填充膜的開始熔融溫度為止藉由樹脂之彈性模數而保持為一定高度，其後因升溫所伴隨之樹脂熔融而瞬間下降，到達頭之最低點。該最低點係根據頭之下降速度與樹脂之硬化速度之關係而決定。樹脂硬化進一步進行後，頭之高度隨著樹脂及頭之熱膨脹而緩慢地上升。如此，藉由在自第1溫度升溫至第2溫度之時間內使接合頭下降至最低點，可抑制隨著樹脂熔融之空隙產生。
第1溫度較佳與底部填充材料之最低熔融黏度到達溫度大致相同，較佳為50℃以上150℃以下。藉此，可使底部填充材料之硬化行為與接合條件吻合，可抑制空隙之產生。又，升溫速度較佳為50℃/sec以上150℃/sec以下。又，第2溫度亦取決於焊料之種類，較佳為200℃以上280℃以下，更佳為220℃以上260℃以下。藉此，可使附焊料電極與基板電極進行金屬鍵結，並且使底部填充膜完全硬化，而將半導體晶片10之電極與電路基板30之電極電性地、機械性地連接。
如此，本實施形態之半導體裝置之製造方法藉由將底部填充材料20預先貼合於形成有附焊料電極之半導體晶片10，可實現無空隙構裝及良好之焊接性，上述底部填充材料20含有環氧樹脂、酸酐、丙烯酸樹脂、及有機過氧化物，於60℃以上100℃以下之任意溫度顯示出非賓漢流動性，動態黏彈性測量中之儲存彈性模數G'於10E+02rad/s以下之角頻率區域具有反曲點，該反曲點以下之角頻率的儲存彈性模數G'為10E+05Pa以上且10E+06Pa以下。
再者，上述實施形態係使底部填充膜作為切割膠帶發揮功能，但並不限定於此，亦可另外使用切割膠帶，於切割後使用底部填充膜進行覆晶構裝。
[其他實施形態]
又，本技術亦可應用於藉由向設置於半導體晶片之小孔內填充金屬，而電連接堆積成夾層狀之多個晶片基板的TSV(Through Silicon Via，矽穿孔)技術。
即，亦可應用於將具有形成有附焊料電極之第一面、及於第一面之相反側形成有與附焊料電極對向之對向電極的第二面之多個晶片基板積層的半導體裝置之製造方法。
於此情形時，於第一晶片基板之第一面側貼附有底部填充膜 之狀態下，搭載於第二晶片基板之第二面。其後，可藉由在附焊料電極之焊料的熔點以上之溫度將第一晶片基板之第一面與第二晶片基板之第二面熱壓接，而獲得積層有多個晶片基板之半導體裝置。
[實施例]
<3.實施例>
以下，對本發明之實施例進行說明。於本實施例中，製作預供給型底部填充膜，進行動態黏彈性測量。然後，使用底部填充膜將具有附焊料電極之IC晶片、及具有與其對向之電極的IC基板連接而製作構裝體，對空隙及焊接狀態進行評價。再者，本發明並不限定於該等實施例。
動態黏彈性測量、構裝體之製作、空隙之評價、及焊接之評價係以如下方式進行。
[動態黏彈性測量]
針對各底部填充膜，利用流變儀(TA公司製造之ARES)將設定溫度設為80℃，製作動態黏性率η'相對於角頻率、及儲存彈性模數G'相對於角頻率之主曲線，求出反曲點(塑性降伏點)、反曲點以下之角頻率的儲存彈性模數G'、及動態黏性率η'相對於反曲點以下之角頻率的斜率。
[構裝體之製作]
於50℃、0.5MPa之條件下利用壓製機將底部填充膜貼合於晶圓上，進行切割而獲得具有附焊料電極之IC晶片。
IC晶片係大小為7mm□，厚度為200μm，且具有周邊配置之凸塊(
Figure TWI611526BD00001
30μm、85μm間距、280針)者，該周邊配置之凸塊於厚度20μm之由Cu構成之電極前端形成有厚度16μm之焊料(Sn-3.5Ag、熔點221℃)。
又，與其對向之IC基板同樣具有大小為7mm□、厚度200μm且形成有由厚度20μm之Cu構成之電極的周邊配置之凸塊(
Figure TWI611526BD00002
30 μm、85μm間距、280針)。
其次，於80℃、0.5秒、30N之條件下利用覆晶接合機將IC晶片搭載於IC基板上。
其後，以50℃/sec之升溫速度自80℃升溫至250℃，利用覆晶接合機進行熱壓接。又，於自80℃升溫至250℃之時間內，使接合頭下降至最低點(30N)。進而，於150℃、2小時之條件下進行硬化(cure)而獲得構裝體。再者，使用覆晶接合機時之溫度係藉由熱電偶測量樣品之實際溫度而得者。
[空隙之評價]
利用SAT(Scanning Acoustic Tomograph，超音波影像裝置)觀察構裝體。將未產生空隙之情況評價為「○」，將構裝體產生空隙之情況評價為「×」。通常，若產生空隙，則對長期可靠性造成不良影響之可能性變高。
[焊接之評價]
切斷構裝體之樣品，進行剖面研磨，利用SEM(Scanning Electron Microscope，掃描電子顯微鏡)觀察IC晶片之電極與IC基板之電極之間的焊料狀態。將焊料連接、焊料潤濕均良好之狀態評價為「○」，將構裝體之焊料連接或焊料潤濕不充分之狀態評價為「×」。
<實施例1>
調配作為膜形成樹脂之丙烯酸橡膠聚合物(品名：Teisan Resin SG-P3，長瀨化成公司製造)40質量份、環氧樹脂(品名：JER1031S，三菱化學公司製造)30質量份、酸酐(品名：Rikacid HNA-100，新日本理化公司製造)20質量份、作為硬化促進劑之咪唑(品名：U-CAT-5002，San-Apro公司製造)1質量份、丙烯酸樹脂(品名：OGSOL EA-0200，大阪有機化學公司製造)49質量份、有機過氧化物(品名：Perhexa V，日油公司製造)1質量份、及填料(品名：艾羅技R202，日本艾羅技公司製造)15質量份， 而製備丙烯酸樹脂/環氧樹脂為50/50之樹脂組成物。利用棒式塗佈機將其塗佈於經剝離處理之PET(Polyethylene terephthalate)，利用80℃之烘箱乾燥3分鐘，製作厚度50μm之底部填充膜(保護剝離PET(25μm)/底部填充膜(50μm)/基底剝離PET(50μm))。
於表1中表示底部填充膜之動態黏彈性測量之結果、及構裝體之評價結果。反曲點為10E+1.9rad/s，儲存彈性模數G'為10E+5.3Pa，η'之斜率為10的1次方，底部填充膜顯示出非賓漢流動性。使用該底部填充膜製作之構裝體的空隙之評價為○，焊接之評價為○。
<比較例1>
調配作為膜形成樹脂之丙烯酸橡膠聚合物(品名：Teisan Resin SG-P3，長瀨化成公司製造)40質量份、環氧樹脂(品名：JER1031S，三菱化學公司製造)55質量份、酸酐(品名：Rikacid HNA-100，新日本理化公司製造)44質量份、作為硬化促進劑之咪唑(品名：U-CAT-5002，San-Apro公司製造)2質量份、及填料(品名：艾羅技R202，日本艾羅技公司製造)15質量份，而製備丙烯酸樹脂/環氧樹脂為50/50之樹脂組成物。利用棒式塗佈機將其塗佈於經剝離處理之PET(Polyethylene terephthalate)，利用80℃之烘箱乾燥3分鐘，製作厚度50μm之底部填充膜(保護剝離PET(25μm)/底部填充膜(50μm)/基底剝離PET(50μm))。
於表1中表示底部填充膜之動態黏彈性測量之結果、及構裝體之評價結果。反曲點為10E+4.0rad/s、儲存彈性模數G'為10E+4.3Pa，η'之斜率未達10的1次方，底部填充膜未顯示出非賓漢流動性。使用該底部填充膜製作的構裝體之空隙之評價為○、焊接之評價為×。
<比較例2>
調配作為膜形成樹脂之丙烯酸橡膠聚合物(品名：Teisan Resin SG-P3，長瀨化成公司製造)40質量份、丙烯酸樹脂(品名：OGSOL EA-0200，大 阪有機化學公司製造)96質量份、有機過氧化物(品名：Perhexa V，日油公司製造)5質量份、及填料(品名：艾羅技R202，日本艾羅技公司製造)15質量份，而製備丙烯酸樹脂/環氧樹脂為50/50之樹脂組成物。利用棒式塗佈機將其塗佈於經剝離處理之PET(Polyethylene terephthalate)，利用80℃之烘箱乾燥3分鐘，製作厚度50μm之底部填充膜(保護剝離PET(25μm)/底部填充膜(50μm)/基底剝離PET(50μm))。
於表1中表示底部填充膜之動態黏彈性測量之結果、及構裝體之評價結果。反曲點並不明確，10E+02rad/s以下之儲存彈性模數G'為10E+6.5Pa，10E+02rad/s以下之η'之斜率超過10的1次方，底部填充膜未顯示出非賓漢流動性。使用該底部填充膜製作之構裝體的空隙之評價為×，焊接之評價為×。
Figure TWI611526BD00003
藉由如實施例般使用熔融時顯示出非賓漢流動性之底部填充膜，可實現無空隙構裝及良好之焊接性。

Claims (9)

  1. 一種底部填充材料，係於將形成有附焊料電極之半導體晶片搭載於形成有與附焊料電極對向之對向電極的電子零件之前，被預先貼合於半導體晶片，該底部填充材料含有環氧樹脂、酸酐、丙烯酸樹脂、及有機過氧化物，於60℃以上100℃以下之任意溫度顯示出非賓漢流動性，動態黏彈性測量中之儲存彈性模數G'於10E+02rad/s以下之角頻率區域具有反曲點，該反曲點以下之角頻率的儲存彈性G'為10E+05Pa以上10E+06Pa以下。
  2. 如申請專利範圍第1項之底部填充材料，其中，該動態黏彈性測量中之動態黏性率η'相對於該反曲點以下之角頻率以10的1次方之斜率成反比。
  3. 如申請專利範圍第1或2項之底部填充材料，其中，該反曲點以下之角頻率的儲存彈性G'為固定值。
  4. 如申請專利範圍第1或2項之底部填充材料，其中，該環氧樹脂為環氧丙基醚型環氧樹脂，該酸酐為脂環式酸酐。
  5. 如申請專利範圍第3項之底部填充材料，其中，該環氧樹脂為環氧丙基醚型環氧樹脂，該酸酐為脂環式酸酐。
  6. 如申請專利範圍第1或2項之底部填充材料，其中，該丙烯酸樹脂為茀系丙烯酸酯，該有機過氧化物為過氧縮酮。
  7. 如申請專利範圍第3項之底部填充材料，其中，該丙烯酸樹脂為茀系丙烯酸酯，該有機過氧化物為過氧縮酮。
  8. 如申請專利範圍第4項之底部填充材料，其中，該丙烯酸樹脂為茀系丙烯酸酯，該有機過氧化物為過氧縮酮。
  9. 一種半導體裝置之製造方法，其具有：搭載步驟：將形成有附焊料電極且於該電極面貼合有底部填充材料之半導體晶片搭載於形成有與該附焊料電極對向之對向電極的電子零件；及熱壓接步驟：將該半導體晶片與該電子零件熱壓接，該底部填充材料含有環氧樹脂、酸酐、丙烯酸樹脂、及有機過氧化物，於60℃以上100℃以下之任意溫度顯示出非賓漢流動性，動態黏彈性測量中之儲存彈性模數G'於10E+02rad/s以下之角頻率區域具有反曲點，該反曲點以下之角頻率的儲存彈性模數G'為10E+05Pa以上且10E+06Pa以下。
TW103131085A 2013-09-11 2014-09-10 底部塡充材料及使用其之半導體裝置的製造方法 TWI611526B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013187980A JP6069142B2 (ja) 2013-09-11 2013-09-11 アンダーフィル材、及びこれを用いた半導体装置の製造方法

Publications (2)

Publication Number Publication Date
TW201528452A TW201528452A (zh) 2015-07-16
TWI611526B true TWI611526B (zh) 2018-01-11

Family

ID=52665736

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103131085A TWI611526B (zh) 2013-09-11 2014-09-10 底部塡充材料及使用其之半導體裝置的製造方法

Country Status (6)

Country Link
US (1) US9840645B2 (zh)
JP (1) JP6069142B2 (zh)
KR (1) KR102333581B1 (zh)
CN (1) CN105283948B (zh)
TW (1) TWI611526B (zh)
WO (1) WO2015037634A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6129696B2 (ja) * 2013-09-11 2017-05-17 デクセリアルズ株式会社 アンダーフィル材、及びこれを用いた半導体装置の製造方法
JP6483500B2 (ja) * 2015-03-31 2019-03-13 デクセリアルズ株式会社 半導体装置の製造方法
JP6460896B2 (ja) * 2015-04-21 2019-01-30 積水化学工業株式会社 半導体装置の製造方法
WO2017019392A1 (en) 2015-07-29 2017-02-02 Henkel IP & Holding GmbH Barrier film-containing format and the use thereof for pre-applied underfill film for 3d tsv packages
WO2020073264A1 (zh) * 2018-10-11 2020-04-16 深圳市修颐投资发展合伙企业（有限合伙） 复合工艺扇出封装方法
CN114051647B (zh) * 2020-01-29 2023-02-03 株式会社村田制作所 带电极的无源部件和带电极的无源部件的集合体
JP7413804B2 (ja) * 2020-02-03 2024-01-16 三菱ケミカル株式会社 粘接着剤組成物、粘接着剤、粘接着シート、及び積層体
US12087733B2 (en) * 2021-05-13 2024-09-10 Taiwan Semiconductor Manufacturing Co., Ltd. Packages with multiple types of underfill and method forming the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030170444A1 (en) * 2002-03-05 2003-09-11 Stewart Steven L. Attachment of surface mount devices to printed circuit boards using a thermoplastic adhesive
US20120208350A1 (en) * 2011-02-15 2012-08-16 Nitto Denko Corporation Method of manufacturing semiconductor device
US20120329250A1 (en) * 2011-06-22 2012-12-27 Nitto Denko Corporation Method of manufacturing semiconductor device

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4170839B2 (ja) 2003-07-11 2008-10-22 日東電工株式会社 積層シート
JP4776189B2 (ja) * 2004-08-03 2011-09-21 古河電気工業株式会社 ウエハ加工用テープ
JP4939574B2 (ja) * 2008-08-28 2012-05-30 日東電工株式会社 熱硬化型ダイボンドフィルム
CN102318059A (zh) * 2009-02-12 2012-01-11 住友电木株式会社 带切割片的半导体保护膜形成用膜、使用该膜的半导体装置的制造方法及半导体装置
CN102237259A (zh) * 2010-04-26 2011-11-09 古河电气工业株式会社 晶片加工用带
CN103081081B (zh) * 2010-08-23 2016-03-02 积水化学工业株式会社 粘接片及半导体芯片的安装方法
KR101514161B1 (ko) * 2010-10-19 2015-04-21 미쓰이 가가쿠 가부시키가이샤 폴리-4-메틸-1-펜텐계 수지 조성물 및 이 조성물로부터 얻어지는 성형체
JP5648514B2 (ja) * 2011-02-08 2015-01-07 日立化成株式会社 感光性接着剤組成物、接着剤パターン、接着剤層付半導体ウェハ、及び、半導体装置の製造方法。
CN103137501A (zh) * 2011-11-28 2013-06-05 日东电工株式会社 半导体装置的制造方法
JP2013120804A (ja) * 2011-12-06 2013-06-17 Daicel Corp シート状カバリング剤、カバリング方法又は電子デバイスの製造方法
JP6047888B2 (ja) * 2012-02-24 2016-12-21 日立化成株式会社 半導体用接着剤及び半導体装置の製造方法
JP2013175546A (ja) * 2012-02-24 2013-09-05 Dexerials Corp アンダーフィル材、及びそれを用いた半導体装置の製造方法
JP6069143B2 (ja) * 2013-09-11 2017-02-01 デクセリアルズ株式会社 アンダーフィル材、及びこれを用いた半導体装置の製造方法
JP6129696B2 (ja) * 2013-09-11 2017-05-17 デクセリアルズ株式会社 アンダーフィル材、及びこれを用いた半導体装置の製造方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030170444A1 (en) * 2002-03-05 2003-09-11 Stewart Steven L. Attachment of surface mount devices to printed circuit boards using a thermoplastic adhesive
US20120208350A1 (en) * 2011-02-15 2012-08-16 Nitto Denko Corporation Method of manufacturing semiconductor device
US20120329250A1 (en) * 2011-06-22 2012-12-27 Nitto Denko Corporation Method of manufacturing semiconductor device

Also Published As

Publication number Publication date
JP2015056464A (ja) 2015-03-23
JP6069142B2 (ja) 2017-02-01
TW201528452A (zh) 2015-07-16
KR20160058717A (ko) 2016-05-25
US20160017191A1 (en) 2016-01-21
CN105283948A (zh) 2016-01-27
KR102333581B1 (ko) 2021-12-01
CN105283948B (zh) 2019-07-16
US9840645B2 (en) 2017-12-12
WO2015037634A1 (ja) 2015-03-19

Similar Documents

Publication Publication Date Title
TWI611526B (zh) 底部塡充材料及使用其之半導體裝置的製造方法
JP6438790B2 (ja) 半導体装置の製造方法、及びアンダーフィルフィルム
JP6129696B2 (ja) アンダーフィル材、及びこれを用いた半導体装置の製造方法
JP6069143B2 (ja) アンダーフィル材、及びこれを用いた半導体装置の製造方法
US10062625B2 (en) Underfill material and method for manufacturing semiconductor device using the same
TWI649842B (zh) 底部塡充材料及使用其之半導體裝置的製造方法
TW201534631A (zh) 底部塡充材料及使用其之半導體裝置的製造方法