TWI381901B - 抑制錫-鎳介金屬於銲點中生成的方法 - Google Patents

抑制錫-鎳介金屬於銲點中生成的方法 Download PDF

Info

Publication number
TWI381901B
TWI381901B TW098142973A TW98142973A TWI381901B TW I381901 B TWI381901 B TW I381901B TW 098142973 A TW098142973 A TW 098142973A TW 98142973 A TW98142973 A TW 98142973A TW I381901 B TWI381901 B TW I381901B
Authority
TW
Taiwan
Prior art keywords
solder
tin
solder joint
nickel
palladium
Prior art date
Application number
TW098142973A
Other languages
English (en)
Other versions
TW201119784A (en
Inventor
Cheng En Ho
Chi Ming Lin
Original Assignee
Univ Yuan Ze
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Univ Yuan Ze filed Critical Univ Yuan Ze
Priority to TW098142973A priority Critical patent/TWI381901B/zh
Priority to US12/776,607 priority patent/US8092621B2/en
Publication of TW201119784A publication Critical patent/TW201119784A/zh
Application granted granted Critical
Publication of TWI381901B publication Critical patent/TWI381901B/zh

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/20Preliminary treatment of work or areas to be soldered, e.g. in respect of a galvanic coating
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/0008Soldering, e.g. brazing, or unsoldering specially adapted for particular articles or work
    • B23K1/0016Brazing of electronic components
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K1/00Soldering, e.g. brazing, or unsoldering
    • B23K1/008Soldering within a furnace
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K2101/00Articles made by soldering, welding or cutting
    • B23K2101/36Electric or electronic devices
    • B23K2101/42Printed circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05155Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05164Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05655Nickel [Ni] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05664Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/118Post-treatment of the bump connector
    • H01L2224/11848Thermal treatments, e.g. annealing, controlled cooling
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/118Post-treatment of the bump connector
    • H01L2224/11848Thermal treatments, e.g. annealing, controlled cooling
    • H01L2224/11849Reflowing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Description

抑制錫-鎳介金屬於銲點中生成的方法
本發明是有關於一種抑制錫-鎳介金屬於銲點中生成的方法,且特別是有關於一種藉由添加鈀於銲點中,以抑制錫-鎳介金屬於銲點中生成的方法。
由於以銲點(solder joints)來連接電子通路具有快速、便宜、可靠等多項難以替代的優點,因此,印刷電路板(PCB)及晶片承載(chip carrier)基板上通常配置有許多銲點。銲點的功用除了提供元件間訊號及電能的通路外,尚必須擔負機械支撐的功能。在生產製造時,這些銲點的品質對成品的良率有直接的影響,而且,在日後之使用上,銲點更是電子產品最常出現問題的地方。因此,銲點的品質會直接影響到電子產品量產及使用時的可靠度早已是不爭的事實。
習知技術為防止銲墊氧化並增加銲料與銲墊的接著可靠度,會在與銲料接著之前,對銲墊進行一表面處理(surface finish)製程,以於銲墊表面上形成一表面處理層。化鎳浸金(electroless nickel and immersion gold,ENIG)製程為習知技術中頗為常見的表面處理製程,其可於銲墊表面上形成鎳-金(Ni/Au)雙金屬層。
當銲料與銲墊在接觸時,部分的表面處理層會融入銲料中而於銲料之連接銲墊的界面(以下簡稱銲點界面)產生界面生成物或介金屬化合物(intermetallic compound,IMC)。介金屬的生長情形在銲接的過程中扮演著相當重要的角色。銲點界面若無介金屬的生成,則銲料與銲墊無法緊密接合,而容易造成斷路的情形發生。相反的,若介金屬層太厚或生長出易脆的結構,則會損壞銲點界面之機械性質。因此,要形成一個性能優良的銲點首要任務即是生長適當的介金屬層。
此外,由於近年來環保意識的提升,微電子工業目前正廣泛推行無鉛化的製程新技術。錫銀銅(Sn-Ag-Cu)合金是目前無鉛銲接所用的主流銲料合金。常見的錫銀銅與含鎳金屬銲墊的銲接結果如下所述。
圖1繪示習知無鉛錫銀銅銲點的剖面圖。請參照圖1,當對一銲料110(材質為錫銀銅合金)與一表面處理層120(其係為一鎳-金雙金屬層結構)進行銲接反應時,會在銲點界面生長錫銅介金屬層(Cu6 Sn5 或(Cu,Ni)6 Sn5 )130。並且,在長時間使用電子元件之後,錫銅介金屬層130與表面處理層120的鎳之間又會再多長出另一層錫鎳介金屬層(Ni3 Sn4 或(Ni,Cu)3 Sn4 )140,而形成一錫銅/錫鎳雙介金屬結構。然而,上述結構的形成會使銲點界面之機械強度大幅滑落,而嚴重危及電子產品之使用壽命。
本發明提供一種抑制錫-鎳介金屬於銲點中生成的方法,可有效提升銲點界面的剪力強度。
本發明提出一種抑制錫-鎳介金屬於銲點中生成的方法如下所述。首先,提供一銲料,銲料的材質包括錫。接著,將銲料配置於一表面處理層上,其中表面處理層的材質包括鎳,且銲料與表面處理層至少其中之一的材質更包括鈀。然後,將銲料銲接至表面處理層以形成一銲點,其中銲點的材質包括鈀,以抑制錫-鎳介金屬於銲點中生成。
在本發明之一實施例中,銲點中的銲料的鈀含量約為0.05~0.12重量百分比。
在本發明之一實施例中,銲料的材質更包括銅、或是更包括銀與銅。
在本發明之一實施例中,銲點具有一錫銅介金屬層。
在本發明之一實施例中,表面處理層的材質包括純鎳或鎳基合金。
在本發明之一實施例中,銲點中的銲料的材質更包括磷,且銲點中的磷含量約為0.05~10重量百分比。
基於上述,本發明是藉由在銲點中添加鈀來抑制錫-鎳介金屬於銲點中生成,進而提升銲點界面的剪力強度以及銲點的可靠度。
為讓本發明之上述特徵和優點能更明顯易懂,下文特舉實施例,並配合所附圖式作詳細說明如下。
圖2繪示本發明一實施例之銲點的製程剖面圖。首先,請參照圖2,提供一銲料210,銲料210的材質包括錫。在本實施例中,銲料210的材質可為錫銅合金或是錫銀銅合金。
接著,將銲料210配置於一表面處理層220上,其中表面處理層220的材質包括純鎳或鎳基合金。表面處理層220例如為一鎳-金雙金屬層結構。表面處理層220可配置於一銲墊P上,以作為銲墊P之表面處理層,銲墊P的材質例如為銅等導電性質良好的材料。
值得注意的是,銲料210與表面處理層220至少其中之一的材質更包括鈀。詳細而言,在本實施例中,可以是銲料210含有鈀或者是表面處理層220含有鈀,以使之後形成的銲點可含有鈀。當銲料210含有鈀時,鈀係混入銲料210的合金之中。
然後,將銲料210銲接至表面處理層220上,以形成一銲點S。銲點S的材質包括鈀,且銲點S可藉由鈀抑制習知的鎳-錫介金屬140(如圖1所示)於銲點S中生成。
詳細而言,銲點S所含的鈀係來自於銲料210或表面處理層220所含有的鈀,且銲點S中的銲料210的鈀含量可約為0.05~0.12重量百分比(其係相對於銲料210的整體重量而言)。值得注意的是,若是在銲接之前表面處理層220含有鈀,則在銲接的過程中表面處理層220的鈀會溶入銲料210中。
此外,當銲料210的材質包括銅時,銲點S可具有一錫銅介金屬層(Cu6 Sn5 或(Cu,Ni)6 Sn5 )230。此外,銲點S中的銲料210的材質可包括磷,且銲點S中的銲料210的磷含量約為0.05~10重量百分比(其係相對於銲料210的整體重量而言)。
以下將透過習知的一種銲點的對照例以及本發明之二種銲點的實驗例(實驗例1、2)來說明習知的銲點中的鎳-錫介金屬對於銲點界面的剪力強度的影響,以及於銲點中添加鈀對於銲點界面的剪力強度的影響。
實驗例1、2以及對照例中的銲點的銲料材質為錫銀銅合金,且實驗例1的銲點額外添加有0.12重量百分比的鈀,實驗例2的銲點額外添加有0.05重量百分比的鈀,而對照例的銲點不含鈀。實驗例1、2以及對照例的銲點的銲球直徑皆為300微米,且實驗例1、2以及對照例的表面處理層皆使用含化鎳的表面處理方式形成。實驗例1、2以及對照例中的銲點係被置於180℃下進行熱處理,並利用高速推球機(high speed ball shear machine)來測試銲點界面的剪力強度,剪力強度測試結果如圖3所示。
圖3繪示本發明之二種銲點的實驗例以及習知的一種銲點的對照例於180℃下進行熱處理時,銲點界面的剪力強度隨熱處理時間的變化曲線圖。
由圖3可知,隨著熱處理的進行,實驗例1、2以及對照例的銲點界面的剪力強度會逐漸下降。然而,在熱處理時間超過200小時後,含鈀的銲點(實驗例1、2)的界面剪力強度會開始約略持平,相對的,不含鈀的銲點(對照例)的界面剪力強度還是持續下降,且在熱處理時間超過500小時後,不含鈀的銲點(對照例)的界面剪力強度的下降速度增加。這是因為對照例的銲點界面在熱處理時間超過500小時後開始生長鎳-錫介金屬,以致於銲點界面脆化。由前述可知,於銲點中加入鈀確實可以減緩銲點中鎳-錫介金屬的生長,進而強化銲點,並提升銲點的可靠度以及(使用銲點的)電子產品的使用壽命。
綜上所述,本發明是藉由在銲點中添加鈀來抑制錫-鎳介金屬於銲點中生成,進而提升銲點界面的剪力強度以及銲點的可靠度。此外,由於本發明的方法相容於習知的銲點製程,故本發明的方法實用性高。
雖然本發明已以實施例揭露如上,然其並非用以限定本發明,任何所屬技術領域中具有通常知識者,在不脫離本發明之精神和範圍內,當可作些許之更動與潤飾,故本發明之保護範圍當視後附之申請專利範圍所界定者為準。
110、210...銲料
120、220...表面處理層
130、230...錫銅介金屬層
140...錫鎳介金屬層
S...銲點
P...銲墊
圖1繪示習知銲點的剖面圖。
圖2繪示本發明一實施例之銲點的製程剖面圖。
圖3繪示本發明之二種銲點的實驗例以及習知的一種銲點的對照例於180℃下進行熱處理時,銲點界面的剪力強度隨熱處理時間的變化曲線圖。
210...銲料
220...表面處理層
230...錫銅介金屬層
S...銲點
P...銲墊

Claims (5)

  1. 一種抑制錫-鎳介金屬於銲點中生成的方法,包括:提供一銲料,該銲料的材質包括錫但不包含鈀;將該銲料配置於一表面處理層上,其中該表面處理層的材質包括鎳以及鈀;以及將該銲料銲接至該表面處理層以形成一銲點,其中該銲點的材質包括鈀,以抑制錫-鎳介金屬於銲點中生成。
  2. 如申請專利範圍第1項所述之抑制錫-鎳介金屬於銲點中生成的方法,其中該銲點中的鈀含量約為0.05~0.12重量百分比。
  3. 如申請專利範圍第1項所述之抑制錫-鎳介金屬於銲點中生成的方法,其中該銲料的材質更包括銅、或是更包括銀與銅。
  4. 如申請專利範圍第3項所述之抑制錫-鎳介金屬於銲點中生成的方法,其中該銲點具有一錫銅介金屬層。
  5. 如申請專利範圍第1項所述之抑制錫-鎳介金屬於銲點中生成的方法,其中該銲點中的磷含量約為0.05~10重量百分比。
TW098142973A 2009-12-15 2009-12-15 抑制錫-鎳介金屬於銲點中生成的方法 TWI381901B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
TW098142973A TWI381901B (zh) 2009-12-15 2009-12-15 抑制錫-鎳介金屬於銲點中生成的方法
US12/776,607 US8092621B2 (en) 2009-12-15 2010-05-10 Method for inhibiting growth of nickel-copper-tin intermetallic layer in solder joints

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
TW098142973A TWI381901B (zh) 2009-12-15 2009-12-15 抑制錫-鎳介金屬於銲點中生成的方法

Publications (2)

Publication Number Publication Date
TW201119784A TW201119784A (en) 2011-06-16
TWI381901B true TWI381901B (zh) 2013-01-11

Family

ID=44141593

Family Applications (1)

Application Number Title Priority Date Filing Date
TW098142973A TWI381901B (zh) 2009-12-15 2009-12-15 抑制錫-鎳介金屬於銲點中生成的方法

Country Status (2)

Country Link
US (1) US8092621B2 (zh)
TW (1) TWI381901B (zh)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI466251B (zh) * 2010-12-28 2014-12-21 Ind Tech Res Inst 半導體裝置及其組裝方法
TWI404588B (zh) * 2011-07-06 2013-08-11 Univ Yuan Ze 一種控制銲點結構中錫晶體結構取向的方法
US9120898B2 (en) 2011-07-08 2015-09-01 Baker Hughes Incorporated Method of curing thermoplastic polymer for shape memory material
US8939222B2 (en) 2011-09-12 2015-01-27 Baker Hughes Incorporated Shaped memory polyphenylene sulfide (PPS) for downhole packer applications
US8829119B2 (en) 2011-09-27 2014-09-09 Baker Hughes Incorporated Polyarylene compositions for downhole applications, methods of manufacture, and uses thereof
TWI446982B (zh) * 2011-12-20 2014-08-01 Ind Tech Res Inst 熱電模組之固液擴散接合結構及其製造方法
US9144925B2 (en) 2012-01-04 2015-09-29 Baker Hughes Incorporated Shape memory polyphenylene sulfide manufacturing, process, and composition
US9149883B2 (en) * 2012-04-14 2015-10-06 Tanigurogumi Corporation Soldering device, soldering method, and substrate and electronic component produced by the soldering device or the soldering method
WO2013157064A1 (ja) * 2012-04-16 2013-10-24 株式会社谷黒組 はんだ付け装置及び方法並びに製造された基板及び電子部品
US9707642B2 (en) 2012-12-07 2017-07-18 Baker Hughes Incorporated Toughened solder for downhole applications, methods of manufacture thereof and articles comprising the same
JP5714191B1 (ja) * 2013-05-29 2015-05-07 新日鉄住金マテリアルズ株式会社 半田ボールおよび電子部材
US9272371B2 (en) 2013-05-30 2016-03-01 Agc Automotive Americas R&D, Inc. Solder joint for an electrical conductor and a window pane including same
US10263362B2 (en) 2017-03-29 2019-04-16 Agc Automotive Americas R&D, Inc. Fluidically sealed enclosure for window electrical connections
US10849192B2 (en) 2017-04-26 2020-11-24 Agc Automotive Americas R&D, Inc. Enclosure assembly for window electrical connections

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1076998C (zh) * 1996-10-17 2002-01-02 松下电器产业株式会社 软钎料及使用该软钎料的电子器件
US6630251B1 (en) * 2002-09-23 2003-10-07 Delphi Technologies, Inc. Leach-resistant solder alloys for silver-based thick-film conductors
JP2007090404A (ja) * 2005-09-29 2007-04-12 Toshiba Corp 接合体、半導体装置及び接合体の製造方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102005051857A1 (de) * 2005-05-25 2007-02-22 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. UBM-PAD, Lötkontakt und Verfahren zur Herstellung einer Lötverbindung

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1076998C (zh) * 1996-10-17 2002-01-02 松下电器产业株式会社 软钎料及使用该软钎料的电子器件
US6630251B1 (en) * 2002-09-23 2003-10-07 Delphi Technologies, Inc. Leach-resistant solder alloys for silver-based thick-film conductors
JP2007090404A (ja) * 2005-09-29 2007-04-12 Toshiba Corp 接合体、半導体装置及び接合体の製造方法

Also Published As

Publication number Publication date
TW201119784A (en) 2011-06-16
US20110139314A1 (en) 2011-06-16
US8092621B2 (en) 2012-01-10

Similar Documents

Publication Publication Date Title
TWI381901B (zh) 抑制錫-鎳介金屬於銲點中生成的方法
JP5365749B2 (ja) 鉛フリーはんだボール
JP5413926B2 (ja) 半導体実装用半田ボール及び電子部材
KR101455967B1 (ko) 납프리 땜납 볼
KR101738841B1 (ko) Bi-Sn계 고온 땜납 합금으로 이루어진 고온 땜납 이음
JP6088950B2 (ja) スタッドバンプ構造およびその製造方法
TWI505898B (zh) A bonding method, a bonding structure, and a method for manufacturing the same
KR101345940B1 (ko) 땜납, 납땜 방법 및 반도체 장치
KR100567611B1 (ko) 무전해 도금에 의해 니켈 코팅된 표면에 사용되는 땜납
JP3796181B2 (ja) 無鉛ハンダ合金、ハンダボール及びハンダバンプを有する電子部材
JP6349615B1 (ja) はんだ合金、はんだ接合材料及び電子回路基板
WO2007081006A1 (ja) はんだ合金、はんだボールおよびそれを用いたはんだ接合部
US20150258636A1 (en) Solder alloy for low-temperature processing
JP2008147375A (ja) 半導体装置、回路配線基板及び半導体装置の製造方法
JP2022026896A (ja) はんだ合金および成形はんだ
JP4432041B2 (ja) はんだ合金およびはんだボール
JP2005286323A (ja) 配線基板、半田部材付き配線基板及び配線基板の製造方法
JP2011211057A (ja) 鉛フリーはんだ用プリント配線基板およびその製造方法
WO2009150759A1 (ja) はんだ接合方法及びはんだ継手
JP6427752B1 (ja) はんだ合金、はんだ接合材料及び電子回路基板
JP6267427B2 (ja) はんだ付け方法及び実装基板
KR101281949B1 (ko) 기계적 특성의 향상을 위한 enepig 표면 처리에서의 최적의 팔라듐 함유량
Samiappan Alternative Pb-free soldering alloys
Wang et al. Impact of Sn3. 0Ag0. 5Cu solder powder size on the reliability of solder joints in high density led packages
Hanim INTERMETALLIC EVOLUTION FOR ISOTHERMAL AGING UP TO 2000HOURS ON Sn-4Ag-0.5 Cu AND Sn-37Pb SOLDERS WITH Ni/Au LAYERS MA Azmah Hanim, A. Ourdjini 2, O. Saliza Azlina 3, I. Siti Rabiatul Aisha 4

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees