TWI324817B - Multiple chip package - Google Patents
Multiple chip package Download PDFInfo
- Publication number
- TWI324817B TWI324817B TW095148003A TW95148003A TWI324817B TW I324817 B TWI324817 B TW I324817B TW 095148003 A TW095148003 A TW 095148003A TW 95148003 A TW95148003 A TW 95148003A TW I324817 B TWI324817 B TW I324817B
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer
- chip package
- conductive layer
- carrier
- electrically connected
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49575—Assemblies of semiconductor devices on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48233—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a potential ring of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48235—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a via metallisation of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48237—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48253—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a potential ring of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49171—Fan-out arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06527—Special adaptation of electrical connections, e.g. rewiring, engineering changes, pressure contacts, layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06572—Auxiliary carrier between devices, the carrier having an electrical connection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15172—Fan-out arrangement of the internal vias
- H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Description
1324817
CONFIDENTIAL 九、發明說明: 【發明所屬之技術領域】 本發明是有關於一種多晶片封裝結構,且特別β有 於一種具有導電層作為銲線轉運站的多晶片封裝結構關 【先前技術】 對於高密度,高效能以及成本效益的需求加迷了夕曰 片封裝(Multiple Chips Package, MCP)的研發和庙夕日曰 X 屬用。桓 組裝配整合了系統與多種晶片,並可選擇—種或更多、、 動元件。然而’隨之而來的問題是,更多的晶片與被 件整合在同一個封裝件内’導致打線變得越來越困難元 舉例來說’在方形扁平式封裝結構(Quad Figt Package, QFP)的架構下,僅僅是承載二個晶片就 & 成打線上的困難。第1圖是傳統方形扁平式封裝結 的俯視圖及側視圖。請參照第1圖,導線架(丨ead P) 上的晶粒承載座(dje pad)1〇承載了下晶粒2〇與上b曰勒W 30。下晶粒20透過第一銲線L1電性連接於晶粒承 10。上晶粒30透過第二銲線L2電性連接於第—晶片^ 以及第三銲線L3連接至晶粒承載座1〇。除此之外曰曰粒 承載座10、下晶粒20以及上晶粒3〇還必須透過第四3曰辑& 線L4、第五銲線L5以及第六銲線L6分別與弓丨腳4〇電性 連接。 然而’第三銲線極易與相鄰的其他銲線群交錯X而產 生短路問題。由於佈線密集又違反銲線規則,要打第三銲 1324817
CONFIDENTIAL 線時必須特別小心才能避免造成相鄰銲線受損或塌陷。就 . 算打線時沒有發生受損或塌陷的問題,在後續的封膠過程 中液態膠體在包覆封裝件的過程中也很容易產生沖線 (wire sweep)的問題,造成短路。此外,若是晶粒位置偏 移,第三銲線則必然會與相鄰的其他銲線群接觸而發生短 路的問題。在在都影響封裝件的良率甚鉅。因此,如何找 • 出一個有效的方法解決多個的晶片與被動元件整合在同 一個封裝件内的打線問題,乃是目前業界整合多晶片封裝 φ 的關鍵因素之一。 【發明内容】 有鑑於此,本發明的目的就是在提供一種多晶片封裝 件,將晶片與晶片之間、晶片與承載器之間雜複的銲線可 以經過彙整而統一藉由導電層這個轉運站轉接出去,可以 避免銲線交錯、沖線而短路的問題。 根據本發明的目的,提出一種多晶片封裝件,包括承 • 載器、第一晶片、第二晶片以及第一導電層。第一晶片係 設置於承載器之上,並透過至少一第一銲線電性連接於承 載器。第二晶片係設置於第一晶片上,並透過至少一第二 銲線電性連接於第一晶片。第一導電層係設置於第二晶片 之上,並透過至少一第三銲線電性連結第一晶片或第二晶 片。其中,至少一第四銲線係電性連接第一導電層與承載 器。 根據本發明的目的,再提出一種多晶片封裝件包括承 1324817
' CONFIDENTIAL / 載器、第一晶片、第二晶片、第一導電層以及至少一第一 . 銲線。承載器其具有一上表面,上表面具有接地區。第一 晶片,係設置於承載器之上。第二晶片係設置於第一晶片 上。第一導電層,係設置於第二晶片之上。至少一第一銲 線,電性連結第一導電層及承載器。 為讓本發明之上述目的、特徵、和優點能更明顯易 • 懂,下文特舉一較佳實施例,並配合所附圖式,作詳細說 明如下: 【實施方式】 本發明之主要目的在於將晶片上的接點匯聚至導電 層,再將其轉而連接至承載器上的標的區域(例如是接地區 或電源區)。本發明之多晶片封裝件包括承載器、第一晶 片、第二晶片以及第一導電層。第一晶片係設置於承載器 之上,並透過至少一第一銲線電性連接於承載器。第二晶 片係設置於第一晶片上,並透過至少一第二銲線電性連接 • 於第一晶片。第一導電層係設置於第二晶片之上,並透過 至少一第三銲線電性連結第一晶片或第二晶片。其中,至 少一第四銲線係電性連接第一導電層與承載器。 需注意的是,這樣的作法可以有多種應用的方式,也 可以應用在不同的封裝結構中,以下係舉幾組較佳實施例 並配合圖示做詳細說明。然熟習此技藝者當可明瞭,此些 實施例僅為本發明之發明精神下的幾種實施方式,並不會 限縮本發明之欲保護範圍。
CONFIDENTIAL 圖式簡單說明】 CONFIDENTIAL 第1圖 側視圖 疋傳統方形扁平式封裝結構(QFP)的俯視圖及 第2圖繪示依照本發明之第一實施例之多晶片封裝 件的俯視圖與侧視圖^ ^ 第3圖繪示依照本發明之第二實施例之多晶片封妒 件的俯視圖與側視圖。 、 【主要元件符號說明】 10 : 晶粒承載座 20 : 下晶粒 30 : 上晶粒 40 : 引腳 100 多晶片封袭件 110 承載器 120 第一晶片 130 第-—晶片 140 第一導電層 142 絕緣層 148 導電塊 150 引腳 200 多晶片封裝件 210 承載器 212 .接地區 13 1324817
CONFIDENTIAL 212a :接地層 214 : 電源區 216 : 錫球 220 : 第一晶片 230 : 第二晶片 240 : 第一導電層 242 : 第一絕緣層 250 : 第二導電層 252 : 第二絕緣層 L7 L1 :第一銲線 L2 :第二銲線 L3 :第三銲線 L4 :第四銲線 L5 :第五銲線 L6 :第六銲線 第七銲線
Claims (1)
1324817 广修正 厂日補充 .. 你//月 十、申請專利範圍: — 1. 一種多晶片封裝件,包括: 一承載器,具有一區域; 一第一晶片,係設置於該承載器之上,並透過至少一 第一銲線電性連接於該承載器,該第一晶片具有至少二電 性接觸點; 一第二晶片,係設置於該第一晶片上,並透過至少一 第二銲線電性連接於該第一晶片,該第二晶片具有至少二 電性接觸點;以及 一第一導電層,係設置於該第二晶片之上,並透過至 少二第三銲線電性連結該第一晶片或該第二晶片其中任 意二電性接觸點; 其中,至少一第四銲線係電性連接該第一導電層與該 承載器之該區域,藉此將該第'一晶片或該第二晶片之該·一 電性接觸點與該承載器之該區域得以電性導通。 2. 如申請專利範圍第1項所述之多晶片封裝件,其 中該區域係一接地區。 3. 如申請專利範圍第1項所述之多晶片封裝件,其 中該多晶片封裝件更包括第一絕緣層,該第一絕緣層置於 該第一導電層與該第二晶片之間。 4. 如申請專利範圍第1項所述之多晶片封裝件,其 中該多晶片封裝件更包括複數個導電塊,係形成於該第一 導電層上,用以電性連接該第三銲線以及該第四銲線。 5. 如申請專利範圍第1項所述之多晶片封裝件,其 15 中該第一導電層係一金屬片。 6.如申請專利範圍第1項所述之多晶片封裂件,盆 中該第一導電層係一金屬薄膜。 /、 7_如申請專利範圍第1項所述之多晶片封裝 盆 中該第一導電層係包含鋁。 、,八 8.如申請專利範圍第1項所述之多晶片封努 中該多晶片封裝件更包括: 農件’其 一虛晶片,係設置於該第二晶片上,該虛晶片包括一 及該第一導電層’該第一導電層係形成於該矽主 :· Μ請專利範圍第2項所述之多晶片封裝件,盆 第四銲線係連接該第一導電層以及該承载器之該接 括:10.如申請專利範圍第2項所述之多晶片封裝件更包 一第二絕緣層,係設置於該第一導電層表面; 一第二導電層,係設置於該第二絕緣層之上 >、-第五鋅線電性連接於該承載器之該接地區。 其中:含圍第10項所述之多晶片封裝件, -晶片。〃第六鮮線電性連接該第二導電層及該第 其中Γ含至如範圍第10項所述之多晶片封料^ 二晶片。〆線電性連接該第二導電層及該第
月於,卜 私飞々Λ ! J ”ν_ / Ά 中^=申請專利範圍第1項所述之多晶片封裝件:其 係一基板’該基板内包含一接地層,並連接至 3上表面之該接地區。 中申請專利範㈣1韻述之多W封裝件,其 T該承载|g係一導線架。 15· 一種多晶片封裝件,包括: 二承载器’其具有一上表面,該上表面具有一接地區,· 厂第—晶片,係設置於該承载器之上,該第一晶片具 有至少二電性接觸點; 厂第二晶片,係設置於該第一晶片上,該第二晶片具 有至乂二電性接觸點;以及 一晶片之上’並透過至 或該第二晶片之該二 一第一導電層,係設置於該第 少二第一銲線電性連結該第一晶片 電性接觸點; 至少一第二銲線,電性連結該第一導電層及該接地 :’藉此將該第—晶片或該第二晶片之該二電性接觸點接 地。 1 =16·如申請專利範圍第15項所述之多晶片封裝件, /、中該承载器係一基板,該基板内包含一接地層,並 至該上表面之接地區。 17. 如申請專利範圍第15項所述之多晶片封裝件, 其中該承載器係一導線架。 18. 如申請專利範圍第15項所述之多晶片封裝件, 其中該多晶片封裝件更包括第一絕緣層,該第一絕緣層置 17 17 17
(^4¾¾ 於該第一導電層與該第二晶片之間。 ’ 盆中請專職㈣15項所述之多晶片封裳件, 一導;::片封裝:更包括複數個導電塊,係形成於該第 導,層上,用以電性連接該第—銲線與該第 4 其中t如巾請專職圍第15項所述之多晶片封事件 其中該第-導電層係—金屬片。 5對裝件, =如申請專職圍第15销叙多晶 其中該第一導電層係一金屬薄膜。 裝件 22. 如申請專利範圍第15項所述之多晶片封 八中該第—導電層係包含鋁。 、 23. 如申請專利範圍第15項所述之多晶片封裝 ,、中該多晶片封裝件更包括: 石夕主;虛晶片’係設置於該第二晶片上’該虛晶片包括-體以及該第一導電層,該第一導電層係形成於丄 24. 其中該第 接地區。 25. 包括: 如申請專利範圍第15項所述之多晶片封裝件, 一銲線係連接該第一導電層以及該承載器之該 如申請專利範圍第15項所述之多晶片封裝件更 一第二絕緣層,係設置於該第一導電層表面; 一第二導電層,係設置於該第一絕緣層之上,並透過 至少一第三銲線電性連接於該承載器之該接地區。 26·如申請專利範圍第25項所述之多晶片封裝件, 18 1324817
其中包含至少一第四銲線電性連接該第二導電層及該第 一晶片。 27.如申請專利範圍第25項所述之多晶片封裝件, 其中包含至少一第四銲線電性連接該第二導電層及該第 二晶片 〇 19 1324817 « I »
100
第2圖
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095148003A TWI324817B (en) | 2006-12-20 | 2006-12-20 | Multiple chip package |
US11/898,950 US7667303B2 (en) | 2006-12-20 | 2007-09-18 | Multi-chip package |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW095148003A TWI324817B (en) | 2006-12-20 | 2006-12-20 | Multiple chip package |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200828532A TW200828532A (en) | 2008-07-01 |
TWI324817B true TWI324817B (en) | 2010-05-11 |
Family
ID=39541645
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW095148003A TWI324817B (en) | 2006-12-20 | 2006-12-20 | Multiple chip package |
Country Status (2)
Country | Link |
---|---|
US (1) | US7667303B2 (zh) |
TW (1) | TWI324817B (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20090055316A (ko) * | 2007-11-28 | 2009-06-02 | 삼성전자주식회사 | 반도체 패키지와, 이를 구비하는 전자 기기 및 반도체패키지의 제조방법 |
US20090302483A1 (en) * | 2008-06-04 | 2009-12-10 | Himax Technologies Limited | Stacked die package |
KR20150009146A (ko) * | 2013-07-16 | 2015-01-26 | 삼성전자주식회사 | 멀티-칩 패키지 |
US11869831B2 (en) * | 2020-10-08 | 2024-01-09 | Mediatek Inc. | Semiconductor package with improved board level reliability |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3011510B2 (ja) * | 1990-12-20 | 2000-02-21 | 株式会社東芝 | 相互連結回路基板を有する半導体装置およびその製造方法 |
US5422435A (en) * | 1992-05-22 | 1995-06-06 | National Semiconductor Corporation | Stacked multi-chip modules and method of manufacturing |
US6682954B1 (en) * | 1996-05-29 | 2004-01-27 | Micron Technology, Inc. | Method for employing piggyback multiple die #3 |
JP3765952B2 (ja) * | 1999-10-19 | 2006-04-12 | 富士通株式会社 | 半導体装置 |
JP4615189B2 (ja) * | 2003-01-29 | 2011-01-19 | シャープ株式会社 | 半導体装置およびインターポーザチップ |
US6897555B1 (en) * | 2003-07-23 | 2005-05-24 | Lsi Logic Corporation | Integrated circuit package and method for a PBGA package having a multiplicity of staggered power ring segments for power connection to integrated circuit die |
JP3880572B2 (ja) * | 2003-10-31 | 2007-02-14 | 沖電気工業株式会社 | 半導体チップ及び半導体装置 |
US7144517B1 (en) * | 2003-11-07 | 2006-12-05 | Amkor Technology, Inc. | Manufacturing method for leadframe and for semiconductor package using the leadframe |
JP4381779B2 (ja) * | 2003-11-17 | 2009-12-09 | 株式会社ルネサステクノロジ | マルチチップモジュール |
US7116002B2 (en) * | 2004-05-10 | 2006-10-03 | Taiwan Semiconductor Manufacturing Company, Ltd. | Overhang support for a stacked semiconductor device, and method of forming thereof |
-
2006
- 2006-12-20 TW TW095148003A patent/TWI324817B/zh active
-
2007
- 2007-09-18 US US11/898,950 patent/US7667303B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US7667303B2 (en) | 2010-02-23 |
TW200828532A (en) | 2008-07-01 |
US20080150098A1 (en) | 2008-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7298032B2 (en) | Semiconductor multi-chip package and fabrication method | |
JP5149178B2 (ja) | 熱放散が高められたパッケージ化集積回路 | |
US6534858B2 (en) | Assembly and methods for packaged die on pcb with heat sink encapsulant | |
US8338935B2 (en) | Thermally enhanced electronic package utilizing carbon nanocapsules and method of manufacturing the same | |
TWI255020B (en) | Stacked die semiconductor device | |
US20080026506A1 (en) | Semiconductor multi-chip package and fabrication method | |
TWI360188B (en) | A semiconductor package assembly and methods of fo | |
TWI415201B (zh) | 多晶片堆疊結構及其製法 | |
TWI330872B (en) | Semiconductor device | |
US11721679B2 (en) | Semiconductor package and method of fabricating the same | |
TWI398933B (zh) | 積體電路元件之封裝結構及其製造方法 | |
US20070278701A1 (en) | Semiconductor package and method for fabricating the same | |
TWI324817B (en) | Multiple chip package | |
US8536701B2 (en) | Electronic device packaging structure | |
TWI525723B (zh) | 晶片封裝體結構及其形成方法 | |
CN112701107A (zh) | 一种堆叠封装结构及其封装工艺及电子产品 | |
WO2016173507A1 (zh) | 一种集成电路管芯及制造方法 | |
TWI651827B (zh) | 無基板封裝結構 | |
TWI604593B (zh) | 半導體封裝件及其製法 | |
CN115084087A (zh) | 晶圆焊垫结构及其形成方法 | |
KR100876864B1 (ko) | 양방향 입출력 단자를 갖는 반도체 패키지 및 그 제조 방법 | |
CN220208962U (zh) | 一种半导体封装装置 | |
US11694904B2 (en) | Substrate structure, and fabrication and packaging methods thereof | |
US20240105532A1 (en) | Chip packaging method and chip packaging structure | |
WO2024066124A1 (en) | Chip packaging method and chip packaging structure |