TWI311795B - Method of manufacturing semiconductor device - Google Patents

Method of manufacturing semiconductor device Download PDF

Info

Publication number
TWI311795B
TWI311795B TW094120682A TW94120682A TWI311795B TW I311795 B TWI311795 B TW I311795B TW 094120682 A TW094120682 A TW 094120682A TW 94120682 A TW94120682 A TW 94120682A TW I311795 B TWI311795 B TW I311795B
Authority
TW
Taiwan
Prior art keywords
insulating film
metal
metal line
heat treatment
treatment process
Prior art date
Application number
TW094120682A
Other languages
Chinese (zh)
Other versions
TW200625525A (en
Inventor
Jung Geun Kim
Ki Hong Yang
Original Assignee
Hynix Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hynix Semiconductor Inc filed Critical Hynix Semiconductor Inc
Publication of TW200625525A publication Critical patent/TW200625525A/en
Application granted granted Critical
Publication of TWI311795B publication Critical patent/TWI311795B/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
    • H01L21/02252—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by plasma treatment, e.g. plasma oxidation of the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02107—Forming insulating materials on a substrate
    • H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
    • H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
    • H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
    • H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
    • H01L21/2855—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by physical means, e.g. sputtering, evaporation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105—After-treatment
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/314—Inorganic layers
    • H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
    • H01L21/31604—Deposition from a gas or vapour
    • H01L21/31608—Deposition of SiO2
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/32051—Deposition of metallic or metal-silicide layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76826—Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by contacting the layer with gases, liquids or plasmas
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Plasma & Fusion (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Formation Of Insulating Films (AREA)

Description

修W.IL替換員 13 1 If ^5120682號專利申請案 *4ί 中文說明書替換頁(96年5月） 九、發明說明： 【發明所屬之技術領域】 本發明有關一種半導體裝置的製造方法。更明確地說， 本發明有關一種製造半導體裝置的方法，其中防止多層金 屬（以下稱為「MLM」）製程的絕緣膜發生裂縫。 【先前技術】MODIFICATION OF W.IL REPRESENTATIVE 13 1 If ^5120682 Patent Application *4ί Chinese Manual Replacement Page (May 96) IX. Description of the Invention: Field of the Invention The present invention relates to a method of fabricating a semiconductor device. More specifically, the present invention relates to a method of manufacturing a semiconductor device in which cracks are prevented from occurring in an insulating film of a multilayer metal (hereinafter referred to as "MLM") process. [Prior Art]

半導體裝置的MLM形成方法包括：形成金屬線，如鋁（A1) 及鎢（W);及使用如高密度電漿（以下稱為「HDP」）的氧化 矽膜以在金屬線中提供絕緣。 在完成此種金屬製程後’必須執行改良再生特性與金屬 電阻穩定的退火。 一般而言’金屬的熱膨脹程度高於絕緣膜數十倍。因此 在退火後，必然因金屬與氧化膜間的熱膨脹程度差異而發 生熱應力。此種熱應力造成絕緣膜的弱點發生裂縫。 圖1為顯示因熱應力而在絕緣膜中產生之裂缝的掃描電 子顯微鏡（SEM)照片。在圖1中，第—絕緣膜因熱應力而產 生裂缝及因第一裂縫的下沈而形成第二裂縫。 此外，退火製程通常在400至45〇〇r沾、Β ώ 王MU C的溫度下執行約2〇至 30分鐘。如果使用鋁線，鋁的炫化、、田 外化/皿度為約2/3 Tm之高溫 的600°C，因此造成液體行為。m ^因此’用於線路的鋁在退火 製程中顯示液體行為。 此時，如果存在因熱應力 管現象與A1體積膨脹而滲透 接故障。 所造成的裂縫，則A1將因毛細 至裂縫中。這將導致金屬線橋 10250I-960522.doc 6- 1311795 ^為顯示金屬線橋接故障的聰照片。圖2顯示 渗透至裂縫中，且因此連接至底下的傳導層，如「A所 不〇 」 如果存在金屬與絕緣膜’則在退火後，必然因金屬歲絕 緣膜間的熱膨脹程度差異而產生孰 此時，施加於絕 緣膜的應力程度為約3.5Elldyn/cm2的壓縮應力。更明確地 說應力係集中在金屬線角落區域。通常會產生高於—般 薄膜應力等級之〜1 E9dyn/em2數百倍的應力。 可將因MLM而施加於絕緣膜的應力（σ〇χ)表示成 程式。 °* [ (1 - vw) ] ( α 奴· aw)介泛-3 · 5£Ί 1 φττ/e/w 2 其中’ σοχ為金屬施加於絕緣膜的應力， ΕαΑ Α1的彈性模數卜6 Elldyn/cm2)， vA1 為 A1 的波依松比（p〇iss〇n，s rati〇)(=〇 3)， 06八!為A1的熱膨脹程度（=1〇 ppm/k)， «⑽為絕緣膜的熱膨脹程度（=〇 55 ppm/k)， dT為正常溫度與退火後之溫度間的差異（=425 圖3Α與3Β為顯示取決於溫度之八1與111：)1)(高密度電漿）氧 化膜之應力滯後曲線的曲線圖。 如圖3Α所見，雖然鋁在初始階段具有拉應力，但熱膨脹 程度因溫度升高而變高，因而變更為壓縮應力。然而，壓 縮應力在冷卻後又變更為拉應力。 然而’如圖3Β所見，HDP氧化膜在初始階段具有壓縮應 102501.doc 1311795 力。隨著温度升高，使壓縮應力變更為拉應力，但HDP氧 化膜仍然顯示壓縮應力。然後壓縮應力在冷卻後再次增加。 圖4A至4C為基於圖3A與3B的應力滯後曲線，顯示退火後 在A1與HDP氧化膜中產生之應力狀態的示意圖。 圖式中，箭頭方向代表試著沿著此方向定位薄膜的方 向，及箭頭長度代表應力的量。 在加熱前（圖4A)及於冷卻（圖4C)狀態中，A1_示拉應 力，及HDP氧化膜顯示壓縮應力。隨著其應力方向在相反 的方向中運行，將可減輕應力。 然而，在加熱（圖4B)狀態中，由於A1的應力已變更為壓 縮應力，因此八丨與！^)?氧化膜二者均顯示壓縮應力。因此， 產生極高的應力。 因此，如圖4B的”B"所示，應力係#中在金屬、線底部角落 區域。 A1底部角落區域進行約·的過度㈣，以在形成金屬 線後移除金>1線構接H竭部角落區域為底下的 TEOS氧化膜因過度蝕刻而損失的區域。 圖5為顯示梅刻輪廓的圖式。如圖5所見，底部角落區 域的TEOS氧化膜因過度蝕刻而損失。 底P區域係&者應力.集中而形成為異質 σ刪細P)，且極為脆弱，因而容易產生裂缝。 ，為顯示過度钱刻區域之裂缝及透 象的SEM照片。如圖6所 現 破裂 因此街透的問Γ 底部區域报脆弱且已 】02501,doc 1311795 *此外’ TEOS氧化膜在其表面上含有大量水分、碳氣雜質 等。TEOS氧化膜的界面非常不穩定且向來有問題。 圖7為顯示使用SIMS測量TE0S氧化膜表面上雜質之結果 的曲線圖。 j圖7所見，在T職氧化膜的表面上含有大量雜質，如 氫乳（H2)、烷類（CxHy)、水（h2〇)、一氧化碳（c〇)、氧氣⑴j、 及二氧化碳（C〇2)。因此可以預測界面的不穩定性。The MLM forming method of the semiconductor device includes forming metal wires such as aluminum (A1) and tungsten (W); and using a tantalum oxide film such as high density plasma (hereinafter referred to as "HDP") to provide insulation in the metal wires. After the completion of such a metal process, it is necessary to perform an annealing process with improved regenerative characteristics and stable metal resistance. In general, the degree of thermal expansion of the metal is several times higher than that of the insulating film. Therefore, after annealing, thermal stress is inevitably caused by the difference in degree of thermal expansion between the metal and the oxide film. Such thermal stress causes cracks in the weak points of the insulating film. Fig. 1 is a scanning electron microscope (SEM) photograph showing a crack generated in an insulating film due to thermal stress. In Fig. 1, the first insulating film generates cracks due to thermal stress and forms a second crack due to sinking of the first crack. In addition, the annealing process is usually carried out at a temperature of 400 to 45 Torr, MU MU MU C for about 2 Torr to 30 minutes. If an aluminum wire is used, the aluminum is smouldered, and the field/dishness is 600 ° C at a high temperature of about 2/3 Tm, thus causing liquid behavior. m ^ Therefore 'the aluminum used in the line shows liquid behavior in the annealing process. At this time, if there is a problem of penetration due to the thermal stress tube phenomenon and the A1 volume expansion. The resulting crack, then A1 will be due to capillary to crack. This will result in a wire bridge 10250I-960522.doc 6- 1311795 ^ for a photo showing the fault of the metal wire bridge. Figure 2 shows that the conductive layer penetrates into the crack and is thus connected to the underlying conductive layer, such as "A does not exist." If metal and insulating film are present, then after annealing, it is inevitable due to the difference in degree of thermal expansion between the metal-insulating insulating films. At this time, the degree of stress applied to the insulating film was a compressive stress of about 3.5 Elldyn/cm 2 . More specifically, the stress is concentrated in the corner areas of the metal lines. Stresses that are hundreds of times higher than the average film stress level of ~1 E9dyn/em2 are usually produced. The stress (σ〇χ) applied to the insulating film by the MLM can be expressed as a program. °* [ (1 - vw) ] ( α 奴 · aw ) 泛 -3 · 5 £ Ί 1 φττ / e / w 2 where ' σοχ is the stress applied to the insulating film by metal, 弹性αΑ Α1 elastic modulus Elldyn/cm2), vA1 is the wave ratio of A1 (p〇iss〇n, s rati〇) (=〇3), 06 八! is the degree of thermal expansion of A1 (=1〇ppm/k), «(10) is The degree of thermal expansion of the insulating film (= ppm 55 ppm / k), dT is the difference between the normal temperature and the temperature after annealing (= 425 Figure 3 Α and 3 Β shows the temperature depending on the temperature of 八 1 and 111 :) 1) (high density A graph of the stress hysteresis curve of the plasma film. As can be seen from Fig. 3, although aluminum has tensile stress at the initial stage, the degree of thermal expansion becomes higher due to an increase in temperature, and thus changes to compressive stress. However, the compressive stress is changed to tensile stress after cooling. However, as seen in Fig. 3, the HDP oxide film has a compressive force of 102501.doc 1311795 at the initial stage. As the temperature increases, the compressive stress is changed to the tensile stress, but the HDP oxide film still exhibits compressive stress. The compressive stress then increases again after cooling. 4A to 4C are graphs showing stress states generated in the A1 and HDP oxide films after annealing, based on the stress hysteresis curves of Figs. 3A and 3B. In the drawings, the direction of the arrow represents the direction in which the film is attempted to be positioned in this direction, and the length of the arrow represents the amount of stress. In the state before heating (Fig. 4A) and in the state of cooling (Fig. 4C), A1_ shows tensile stress, and the HDP oxide film shows compressive stress. As the stress direction runs in the opposite direction, the stress will be relieved. However, in the state of heating (Fig. 4B), since the stress of A1 has been changed to compressive stress, gossip! ^)? Both oxide films exhibit compressive stress. Therefore, extremely high stress is generated. Therefore, as shown in "B" of Fig. 4B, the stress system # is in the corner region of the metal and the bottom of the line. The bottom corner region of A1 is excessively over (4) to remove the gold > 1 line after the metal wire is formed. The corner region of the H-exhaust portion is the region where the underlying TEOS oxide film is lost due to over-etching. Figure 5 is a diagram showing the contour of the stencil. As seen in Fig. 5, the TEOS oxide film in the bottom corner region is lost due to over-etching. The zone system & the stress is concentrated and formed into a heterogeneous σ-cut P), and is extremely fragile, so that cracks are easily generated. In order to show the SEM photograph of the crack and the image of the excessively carved area, as shown in Fig. 6, the rupture is as shown in Fig. 6. The question from the street is that the bottom area is fragile and has been]02501,doc 1311795 *In addition, the TEOS oxide film contains a lot of water, carbon gas impurities, etc. on the surface. The interface of the TEOS oxide film is very unstable and has always been problematic. To show the result of measuring the impurity on the surface of the TE0S oxide film using SIMS. j As seen in Fig. 7, a large amount of impurities such as hydrogen emulsion (H2), alkane (CxHy), and water (h2) are contained on the surface of the O oxide film. 〇), carbon monoxide ( C〇), oxygen (1)j, and carbon dioxide (C〇2). Therefore, interface instability can be predicted.

圖8顯不TEOS/TEOS界面侵蝕的程度。雖然在沉積te〇s 氧化膜後只執行真空截止、再次沉積TE〇s氧化膜、及只執 行濕式清洗’但在TEQS/TE〇S界面中仍因高則率而^生 侵蝕。據此可以判斷TE0S/HDp界面黏著性極差。 因此，金屬線過度蝕刻區域之TE〇s/HDp界面中的裂縫因 上述原因而開始，且因裂縫而發生A1橋接故障。 【發明内容】 因此，本發明有鑑於上述問題而產生，且本發明的目的 在於提供一種製造半導體裝置的方法，其中防止半導體裝 置中產生裂縫，因而亦可防止因裂縫造成的金屬線橋接故 障，其係藉由改良容易產生裂縫之部分（如金屬線的底部角 落）的界面特性，或按以下方式移除造成裂縫之原因的異質 界面：在薄膜的應力狀態處於高溫變更時，或在施加此應 力時，阻止裂缝產生。 為達成以上目的，本發明的一方面提供一種製造半導體 裝置的方法，其包括以下步驟：（勾在形成一第一絕緣膜的 基板上形成一金屬線；（b)圖樣化該金屬線；（勾在該金屬 l〇25〇l.do 1311795 線上形成-第二絕緣膜；及⑷執行一熱處理製程，其中在 執行步驟⑷前及在完成步驟（b)後，⑷執行—熱處理製程， . 以減輕該金屬線的應力。 • 在各項具體實施例中，步驟⑷係於溫度詞代之氮 氣⑺2)與氬（Ar)氣體的熔爐中執行2〇至6〇分鐘。 在各項具體實施例中，步驟（e)係藉由快速熱製程（RTp)， 於溫度300至55(TC的N2氣體中執行1〇至6〇秒。 • 本發明的另—方面提供—種製造何體裝置的方法，其 包括以下步驟··⑷在形成—第一絕緣膜的一基板上形成一 金屬線；⑻圖樣化該金屬線；⑷在該金屬線上形成一第二 絕緣膜，·及⑷執行-熱處理製程，纟中在步驟⑷，在該金 屬線中含有一高溶點金屬成分，以增加該金屬線的一炼點。 在步驟⑷’可將高溶點材料散布至金屬線中，然:後予以 加強致使金屬線中含有高熔點金屬成分。 在步驟⑷，藉由同時沉積金屬與高炫點材料的共同麟 馨方法，使金屬線中含有高熔點金屬成分。 本發月的又$ #面提供一種製造半導體裝置的方法， 其包括以下步驟：⑷在形成一第一絕緣膜的-基板上形成 孟屬線，（b)圖樣化該金屬線；⑷藉由沉積— HDp氧化 膜’在5亥金屬線上形成一第二絕緣膜；及⑷執行一熱處理 製釭’其中在步驟(C)中沉積該HDP氧化膜後，將一偏功率 設為3000至6〇〇〇瓦。 本發明的又另—方面提供—種製造半導體裝置的方法， 、、下乂驟.（a)在形成一第一絕緣膜的一基板上形成 102501.doc * 10- 1311795 一金屬線；（b)圖樣化該金屬線；（c)在該金屬線上形成一第 二絕緣膜；及（d)執行一熱處理製程，其中使用同質薄膜來 形成該第一與第二絕緣膜。 在各項具體貫施例中，第—與第二絕緣膜係使用HDp氧 化膜來形成。 在各項具體實施例中，第一與第二絕緣膜係使用TE〇s氧 化膜來形成。 本發明的再另一方面提供一種製造半導體裝置的方法， 其包括以下步驟：（a)準備形成包含一 TE0S氧化膜之一第一 絕緣膜的H (b)在該基板上形成—金屬線；（e)圖樣化 該金屬線；⑷在該金屬線上形成_第二絕緣膜；及⑷執行 -熱處理製程，其中在執行步驟⑻前及在步驟⑷後，⑺ 在該第-絕緣膜上執行處理製程，以穩定該第一絕 緣膜的界面。 步驟_ «處理製程可使用2咖至帽Q瓦的偏功率， 在3有Ar 〇2、及氦（He)中一或多個的氣體下執行w至 秒。 【實施方式】 在6兒明本發明的具體實施例之前，將先說明製造本發明 具體實施例之半導體裝置的典型方法。 圖9A至9D為根據本發明的具體實施μ，解說製造半導體 裝置之一般製程的橫截面圖。 首先參考圖9Α’在具有形成於1 & 令办成π具上之第一絕緣膜10 1的基 板上成金屬膜1 0 2。冷'屬胳1 π 〇及** 金屬膜102係精由沉積鋁（A〗）來形成。 102501.doc 1311795 接者參考圖9B，圖樣化金屬膜1〇2以形成金屬線购。 此時，過度钱刻金屬線的底部角落區域達約观， 以防止金屬線間的橋接。藉由過度餘刻，使底下的第一絕 緣膜101部分損失。 如圖9C所示，在整個表面上形成第二絕緣膜1〇3。 其後’為了再生特性與金屬電阻的穩定，在45〇〇c的溫度 下執行退火，如圖9D所示。Figure 8 shows the extent of erosion of the TEOS/TEOS interface. Although only the vacuum cut-off, the re-deposition of the TE〇s oxide film, and the wet cleaning only after the deposition of the te〇s oxide film were carried out, the TEQS/TE〇S interface was still eroded due to the high rate. According to this, it can be judged that the adhesion of the TE0S/HDp interface is extremely poor. Therefore, cracks in the TE〇s/HDp interface of the metal line over-etched region start for the above reasons, and an A1 bridge failure occurs due to the crack. SUMMARY OF THE INVENTION Accordingly, the present invention has been made in view of the above problems, and an object of the present invention is to provide a method of manufacturing a semiconductor device in which cracks are prevented from occurring in a semiconductor device, thereby preventing metal wire bridge failure due to cracks. It is a heterogeneous interface that causes cracks by modifying the interface characteristics of the crack-prone portion (such as the bottom corner of the metal wire) or in the following manner: when the stress state of the film is at a high temperature change, or when Prevent cracks from occurring during stress. In order to achieve the above object, an aspect of the present invention provides a method of fabricating a semiconductor device, comprising the steps of: forming a metal line on a substrate on which a first insulating film is formed; (b) patterning the metal line; Forming a second insulating film on the metal line 〇25〇l.do 1311795; and (4) performing a heat treatment process, wherein before performing step (4) and after completing step (b), (4) performing a heat treatment process, The stress of the metal wire is alleviated. • In various embodiments, step (4) is performed in a furnace of nitrogen (7) 2) and argon (Ar) gas at a temperature of 2 to 6 minutes. In the step (e), the rapid thermal process (RTp) is performed at a temperature of 300 to 55 (the N2 gas of the TC is performed for 1 to 6 seconds. • Another aspect of the invention provides a device for manufacturing the device) The method comprises the following steps: (4) forming a metal line on a substrate on which the first insulating film is formed; (8) patterning the metal line; (4) forming a second insulating film on the metal line, and (4) performing-heat treatment Process, in step (4), The metal wire contains a high melting point metal component to increase a melting point of the metal wire. In the step (4)', the high melting point material can be dispersed into the metal wire, and then: the metal wire is high. a melting point metal component. In the step (4), the metal wire contains a high melting point metal component by simultaneously depositing a metal and a high-point material. The present invention further provides a method for manufacturing a semiconductor device. The method comprises the following steps: (4) forming a Meng line on the substrate forming a first insulating film, (b) patterning the metal line; (4) forming a second insulation on the 5 hai metal line by depositing - HDp oxide film And (4) performing a heat treatment process, wherein after depositing the HDP oxide film in the step (C), a bias power is set to 3000 to 6 watts. Further aspects of the present invention provide a semiconductor manufacturing process. a method of the device, and a step of (a) forming a metal wire 102501.doc * 10- 1311795 on a substrate on which a first insulating film is formed; (b) patterning the metal wire; (c) Forming a second insulating film on the metal wire; And (d) performing a heat treatment process in which the first and second insulating films are formed using a homogenous film. In each of the specific embodiments, the first and second insulating films are formed using an HDp oxide film. In a specific embodiment, the first and second insulating films are formed using a TE〇s oxide film. Yet another aspect of the present invention provides a method of fabricating a semiconductor device, comprising the steps of: (a) preparing to form a One of the TE0S oxide films, H (b) of the first insulating film forms a metal line on the substrate; (e) patterned the metal line; (4) forms a second insulating film on the metal line; and (4) performs a heat treatment process Before the step (8) and after the step (4), (7) performing a processing process on the first insulating film to stabilize the interface of the first insulating film. Step _ «Processing process can use 2 kPa to cap Q watts of partial power, and perform 3 to 2 seconds of gas with 3 or more of Ar 〇 2 and 氦 (He). [Embodiment] Before describing a specific embodiment of the present invention, a typical method of manufacturing a semiconductor device according to a specific embodiment of the present invention will be described. 9A through 9D are cross-sectional views illustrating a general process for fabricating a semiconductor device in accordance with a specific embodiment of the present invention. Referring first to Fig. 9A, a metal film 1 0 2 is formed on a substrate having a first insulating film 10 1 formed on a 1 & The cold 'genus 1 π 〇 and ** metal film 102 series is formed by depositing aluminum (A). 102501.doc 1311795 Referring to FIG. 9B, the metal film 1〇2 is patterned to form a metal wire. At this time, the bottom corner area of the metal wire is excessively carved to prevent the bridge between the metal wires. The portion of the underlying first insulating film 101 is partially lost by excessive remnant. As shown in FIG. 9C, a second insulating film 1?3 is formed on the entire surface. Thereafter, annealing was performed at a temperature of 45 〇〇c for the stabilization of the regenerative characteristics and the metal resistance, as shown in Fig. 9D.

此時，第二絕緣膜103與金屬線咖二者均顯示麼縮應 力，致使應力集中於金屬線的底部角落。 第一具體實施例 在本發明的第—具體實施例中，在沉積第二絕緣膜103 之前及在形成金屬/線102&之後，執行熱處理製程以減少金 屬線10 2 a的壓縮應力。 熱處理製程可在溫度則至45Gt之乂與域體的炼爐中 執行20至60分鐘，或藉由快速熱製程（RTp)，在溫度3〇〇至 550C之N2氣體的溶爐中執行1〇至6〇秒。 透過上述熱處理製程，即可減少金屬線1〇2&的壓縮應 力。這在金屬線102a的後續熱處理製程（圖9D)可減少應力 集中現象’以利再生特性與金屬電阻穩定。 第二具體實施例 本發明的第二具體實施例包括藉由阻止金屬線丨〇2a熔化 以變更金屬線102a的應力。金屬線1〇2a係使用高熔點金屬 成分來形成。 形成包括高熔點金屬成分之金屬線1〇2&的方法包括以下 102501 .doc 12 1311795 ==102:散布高炫點材料，然後在形成金屬膜 鍍方… 成金屬膜102時，同時藉由共同賤 又'以，儿積2相位的高熔點材料。 藉由散布氧蝴Al2〇3)、w等至A1金屬中然後加 之或猎由共同濺鍍方法，和A1 一起、、〃接上A1 ^ t 高溶點材料，即可形成金屬線102a。 ， 分的金屬線102a，即 屬線l〇2a的後續熱處 象，以利再生特性與 因此，如果形成包括高熔點金屬成 可防止金屬線丨〇2a熔化。因此，在金 理製程(圖9D)中可以防止應力集中現 金屬電阻穩定。 在沉積第二絕緣膜1 〇3 以減少第二絕緣膜i 〇3 第三具體實施例 在本發明的第三具體實施例中 後，將偏功率設為3000至6000瓦 的壓縮應力。 如果偏功率在沉積絕緣膜後升高，則絕緣膜的塵縮應力 將會降低在本發明中，在沉積第二絕緣膜⑻後，設定偏 功率為夠高，以減少第二絕緣膜103的壓縮應力。 因此可以減j第二絕緣膜丨〇3的壓縮應力。因此，在金屬 線l〇2a的後續熱處理製程(圖9D)中可以減少應力集中現 象，以利再生特性與金屬電阻穩定。 第四具體實施例 當第一絕緣膜101與第二絕緣膜103為異質薄膜時，即在 第-絕緣膜1G1包含TE〇s氧化膜及第二絕緣膜1G3包含 HDP氧化膜的例子中’兩個薄膜之界面處的界面黏著性很 102501.doc 13 1311795 差’因而造成裂縫產生。 因此，在本發明的第四具體實施财，第一絕緣膜101 與第二絕緣膜103係使用相同種類的材料形成。 例如，第一絕緣膜101與第二絕緣膜1〇3二者均以丁£〇8氧 化臈形成，一絕緣膜101與第二絕緣臈1〇3二者均以 HDP氧化膜形成。 因此，根據本發明的第四具體實施例，由於加強第一絕At this time, both the second insulating film 103 and the metal wire coffee exhibit a stress reducing force, so that stress concentrates on the bottom corner of the metal wire. First Embodiment In the first embodiment of the present invention, a heat treatment process is performed to reduce the compressive stress of the metal wire 10 2 a before the deposition of the second insulating film 103 and after the formation of the metal/line 102 & The heat treatment process can be performed for 20 to 60 minutes in a furnace at a temperature of 45 Gt and in a domain, or by a rapid thermal process (RTp) in a furnace of N 2 gas at a temperature of 3 to 550 C. Up to 6 sec. Through the above heat treatment process, the compression stress of the wire 1〇2& This subsequent heat treatment process of the metal wire 102a (Fig. 9D) can reduce the stress concentration phenomenon to facilitate the regeneration characteristics and metal resistance stability. Second Embodiment A second embodiment of the present invention includes changing the stress of the metal wire 102a by preventing the metal wire 2a from being melted. The metal wire 1〇2a is formed using a high melting point metal component. The method of forming the metal line 1〇2& including the high-melting-point metal component includes the following 102501.doc 12 1311795 ==102: scattering the high-point material, and then forming the metal film by forming the metal film 102 while simultaneously贱 ' ',,,,,,,,,,,,,,,,,,,,, The metal wire 102a can be formed by dispersing oxygen butterfly Al2〇3), w, etc. into the A1 metal and then adding or hunting by a common sputtering method, together with A1, and splicing the A1^t high-melting point material. The sub-metal line 102a, i.e., the subsequent thermal image of the line l〇2a, facilitates the regenerative characteristics and, therefore, if the formation of a high melting point metal is formed to prevent the metal wire 丨〇2a from melting. Therefore, it is possible to prevent the stress concentration of the metal resistance from being stabilized in the metallurgical process (Fig. 9D). The second insulating film 1 〇 3 is deposited to reduce the second insulating film i 〇 3. Third embodiment In the third embodiment of the present invention, the bias power is set to a compressive stress of 3000 to 6000 watts. If the bias power is increased after depositing the insulating film, the dust shrinkage stress of the insulating film will be lowered. In the present invention, after the second insulating film (8) is deposited, the bias power is set to be high enough to reduce the second insulating film 103. Compressive stress. Therefore, the compressive stress of the second insulating film 丨〇3 can be reduced. Therefore, stress concentration can be reduced in the subsequent heat treatment process of the metal wire 10a (Fig. 9D) to facilitate the regeneration characteristics and metal resistance stability. In the fourth embodiment, when the first insulating film 101 and the second insulating film 103 are heterogeneous films, that is, in the case where the first insulating film 1G1 includes the TE〇s oxide film and the second insulating film 1G3 includes the HDP oxide film, The interface adhesion at the interface of the film is very high. Therefore, the crack is generated. Therefore, in the fourth embodiment of the present invention, the first insulating film 101 and the second insulating film 103 are formed using the same kind of material. For example, both the first insulating film 101 and the second insulating film 1〇3 are formed of germanium oxide, and both of the insulating film 101 and the second insulating layer 1〇3 are formed of an HDP oxide film. Therefore, according to the fourth embodiment of the present invention,

緣膜101與第—絕緣膜103間的界面黏著性，因此能夠減少 裂縫的產生。 第五具體實施例 在使用TEQS氧㈣形成第_絕緣賴㈣，在TE〇s氧化 膜的表面上含有大量雜質，如H2、CxHy、H2〇、c〇U C〇2 ’致使其界面極不穩定。 因此，在本發明的第五具體實施例中，在使ME0S氧化 膜形成第-絕緣膜1G1的例子中，使用T刪氧化膜形成第 絕緣膜101，然後為了第一絕緣膜1〇1的界面穩定的目 的，在第一絕緣膜上執行電漿處理製程。 電漿處理製程係使用测至6000瓦的偏功率，在含有 Ar、〇2、及He中—或多個的氣體中執行1()至1〇〇秒。 如上述’根據本發明，由於能夠減少金屬線或HDP氧化 膜的壓縮應力，因此在後續金屬線熱處理製程中能夠減少 壓縮應力。因此可以減少產生因麼縮應力所造成的裂縫。 此外，藉由移除成為裂縫原因的異質界面，即可防 體裝置產生裂縫。亦可藉由使不穩定之伽s氧化膜的界面 102501.doc -14· 1311795 穩定下來，以防止半導體裝置產生裂縫。 雖然已參考各項具體實施例進行上述說明，但應明白， 在不背離本發明與隨附申請專利範圍之精神與範疇下，熟 習本技術者可就本發明進行變更與修改。 【圖式簡單說明】 圖1為顯示因熱應力而在絕緣膜中產生之裂縫的掃描電 子顯微鏡（SEM)照片； 圖2為顯示金屬線橋接故障的sem照片； 圖3A與3B為顯示取決於溫度之八丨與HDP氧化膜之應力 滯後曲線的曲線圖； 圖4A至4C為基於圖3A與3B的應力滯後曲線，顯示退火後 在A1與HDP氧化膜中產生之應力狀態的示意圖； 圖5為顯示Αΐϋ刻輪廓的圖式； 圖ό為顯示過度蝕刻區域之裂縫及透過裂縫顯示A1滲透 現象的SEM照片； 圖7為顯示使用SIMS測量TEOS氧化膜表面上雜質之結果 的曲線圖； 圖8顯示TEOS/TEOS界面侵钱的程度；及 圖9A至9D為根據本發明的具體實施例，解說製造半導體 裝置之一般製程的橫截面圖。 【主要元件符號說明】 101 第一絕緣膜 102 金屬膜 103 第二絕緣膜 102501.doc •15-Since the interface between the film 101 and the first insulating film 103 is adhesive, the occurrence of cracks can be reduced. The fifth embodiment uses TEQS oxygen (IV) to form the first insulating layer (4), and contains a large amount of impurities on the surface of the TE〇s oxide film, such as H2, CxHy, H2〇, c〇UC〇2', resulting in extremely unstable interface. . Therefore, in the fifth embodiment of the present invention, in the example in which the MOS oxide film is formed into the first insulating film 1G1, the first insulating film 101 is formed using a T-doped oxide film, and then the interface of the first insulating film 1〇1 is used. For the purpose of stabilization, a plasma treatment process is performed on the first insulating film. The plasma processing process uses a bias power of up to 6000 watts and performs 1 () to 1 sec. in a gas containing - or more of Ar, 〇 2, and He. As described above, according to the present invention, since the compressive stress of the metal wire or the HDP oxide film can be reduced, the compressive stress can be reduced in the subsequent metal wire heat treatment process. Therefore, it is possible to reduce the occurrence of cracks caused by the contraction stress. In addition, cracks can be generated by the anti-body device by removing the heterogeneous interface that is the cause of the crack. It is also possible to prevent cracks in the semiconductor device by stabilizing the interface 102501.doc -14· 1311795 of the unstable gamma oxide film. While the invention has been described with reference to the embodiments of the present invention, it is understood that modifications and changes may be made in the present invention without departing from the spirit and scope of the invention. BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a scanning electron microscope (SEM) photograph showing a crack generated in an insulating film due to thermal stress; FIG. 2 is a sem photograph showing a metal wire bridge failure; FIGS. 3A and 3B are shown depending on A graph of the stress hysteresis curve of the temperature of the gossip and the HDP oxide film; FIGS. 4A to 4C are diagrams showing the stress state generated in the A1 and HDP oxide films after annealing according to the stress hysteresis curves of FIGS. 3A and 3B; FIG. To show the pattern of the engraved outline; Fig. ό is a SEM photograph showing the crack of the over-etched area and the penetration phenomenon of the A1 through the crack; Fig. 7 is a graph showing the result of measuring the impurity on the surface of the TEOS oxide film using SIMS; The degree of intrusion of the TEOS/TEOS interface is shown; and Figures 9A through 9D are cross-sectional views illustrating a general process for fabricating a semiconductor device in accordance with an embodiment of the present invention. [Main component symbol description] 101 First insulating film 102 Metal film 103 Second insulating film 102501.doc •15-

Claims (1)

13 1 Μ吵淨2〇682號專利申請案 ： 中文申請專利範園替換本(96年5見) 十、申請專利範圍：ί: 1. 一種製造一半導體裝置的方法，其包含： (a) 在形成一第一絕緣膜的一基板上形成一金屬線 (b) 圖樣化該金屬線； (〇在δ亥金屬線上形成一第二絕緣膜；及 (d)執行一第二熱處理製程；13 1 Μ 净 〇 2 〇 682 Patent Application: Chinese Patent Application Fan Park Replacement (96 years 5 see) X. Patent application scope: ί: 1. A method of manufacturing a semiconductor device, comprising: (a) Forming a metal line (b) on a substrate on which a first insulating film is formed to pattern the metal line; (forming a second insulating film on the δ hai metal line; and (d) performing a second heat treatment process; 其中在執行該步驟（c)之前及完成該步驟之後，（e)執 行一第一熱處理製程以減輕該金屬線的應力。 2.如明求項1之方法，其中該步驟（e)係於一溫度在3 至 450 C下之Ns與Ar氣體的一熔爐中執行2〇至6〇分鐘。 3·如明求項1之方法，其中該步驟（e)係藉由快速熱製程 (RTP)於一溫度在300至55〇°C之一 N2氣體下執行10至6〇 秒0 4. 一種製造一半導體裝置的方法，其包含： ⑷在形成-第一絕緣膜的—基板上形成—金屬線； (b)圖樣化該金屬線； ⑷在該金屬線上形成—第二絕緣膜；及 (d)執行一第二熱處理製程； 其中在執仃該步驟（c)之前及完成該步驟卬）之後，（e)執 订第一熱處理製程以減輕該金屬線的應力；及 、”中在該步驟⑷’在該金屬線中含有一高熔點金屬成 分，以增加該金屬線的—熔點。 5. 如吻求項4之方法，其中在該步驟⑷，將一高溶點材料散 布“X金屬線中’然後予以加強，致使該金屬線中含有 102501-960522.doc 1311795 一南溶點金屬成分。 6. 如叫求項4之方法，其中在該步驟（a)，藉由同時沉積一金 屬及一尚熔點材料的一共同濺鍍方法，使該金屬線中含 有該高熔點金屬成分。 7. 一種製造一半導體裝置的方法，其包含： (a) 在形成一第一絕緣臈的一基板上形成一金屬線； (b) 圖樣化該金屬線；Before performing step (c) and after completing the step, (e) performing a first heat treatment process to reduce the stress of the metal line. 2. The method of claim 1, wherein the step (e) is performed in a furnace of Ns and Ar gas at a temperature of 3 to 450 C for 2 to 6 minutes. 3. The method of claim 1, wherein the step (e) is performed by a rapid thermal process (RTP) at a temperature of 300 to 55 〇 ° C under one of N 2 gases for 10 to 6 sec seconds. A method of fabricating a semiconductor device, comprising: (4) forming a metal line on a substrate on which a first insulating film is formed; (b) patterning the metal line; (4) forming a second insulating film on the metal line; and d) performing a second heat treatment process; wherein, before and after the step (c) is performed, (e) the first heat treatment process is performed to relieve the stress of the metal wire; and, Step (4) 'containing a high melting point metal component in the metal wire to increase the melting point of the metal wire. 5. The method of claim 4, wherein in the step (4), a high melting point material is dispersed "X metal The wire is then 'strengthened, so that the wire contains 102501-960522.doc 1311795 a South melting point metal component. 6. The method of claim 4, wherein in the step (a), the metal wire contains the high melting point metal component by a common sputtering method of simultaneously depositing a metal and a melting point material. 7. A method of fabricating a semiconductor device, comprising: (a) forming a metal line on a substrate on which a first insulating layer is formed; (b) patterning the metal line; (c) 藉由沉積一 HDP氧化膜，在該金屬線上形成一第二 絕緣膜；及 (d) 執行一第二熱處理製程； 其中在執行該步驟（c)之前及完成該步驟之後，（幻執 打—第一熱處理製程以減輕該金屬線的應力；及 其中在該步驟（c)沉積該HDP氧化膜後，將一偏功率設 為3000至6〇〇〇瓦。 8· —種製造一半導體裝置的方法，其包含： (a) 在形成一第一絕緣膜的一基板上形成一金屬線； (b) 圖樣化該金屬線； (c) 在該金屬線上形成一第二絕緣膜；及 (d) 執行一第二熱處理製程； 其中在執行該步驟（c)之前及完成該步驟（b)之後，（e)執 行一第一熱處理製程以減輕該金屬線的應力；及 其中該第一與第二絕緣膜係使用一同質薄膜來形成。 9.如請求項8之方法，其中該第一與第二絕緣膜係使用一 HDP氧化膜來形成。 102501-960522.doc -2- 1311795 ^項8之方法’其中該第—與第二絕緣膜係使用— TEOS氧化膜來形成。 11. 一種製造一半導體裝置的方法，其包含： ⑷準備形成包含—T刪氧化膜之-第-絕緣膜的一 基板； (b) 在該基板上形成一金屬線； (c) 圖樣化該金屬線；(c) forming a second insulating film on the metal line by depositing a HDP oxide film; and (d) performing a second heat treatment process; wherein before performing the step (c) and after completing the step, Performing a first heat treatment process to reduce the stress of the metal wire; and after depositing the HDP oxide film in the step (c), setting a bias power to 3000 to 6 watts. A method of a semiconductor device, comprising: (a) forming a metal line on a substrate on which a first insulating film is formed; (b) patterning the metal line; (c) forming a second insulating film on the metal line; And (d) performing a second heat treatment process; wherein before performing the step (c) and after completing the step (b), (e) performing a first heat treatment process to mitigate stress of the metal line; A first and second insulating film are formed using a homogenous film. 9. The method of claim 8, wherein the first and second insulating films are formed using a HDP oxide film. 102501-960522.doc -2- 1311795 ^Method 8 of the 'the first and the second The film is formed using a TEOS oxide film. 11. A method of fabricating a semiconductor device, comprising: (4) preparing a substrate including a -first insulating film comprising a -T etched oxide film; (b) forming on the substrate a metal wire; (c) patterning the metal wire; (d) 在該金屬線上形成一第二絕緣膜；及 (e) 執行一第二熱處理製程； 其中在執行該步驟（d)之前及完成該步驟（c)之後，⑺執 行一第一熱處理製程以減輕該金屬線的應力；及 其中在執行該步驟（b)之前及在該步驟（a)之後，（g)在該 第一絕緣膜上執行一電漿處理製程，以穩定該第一絕緣 膜的該界面。 12. 如請求項丨丨之方法，其中該步驟⑺的該電漿處理製程係 使用一偏功率2000至6000瓦，在含有Ar、A、及如中的 一或多個的氣體中執行10至1〇0秒。 13. —種半導體裝置，其包含： 一基板’其上形成一第一絕緣膜； 一金屬線，其係形成於該第一絕緣膜上，其中該金屬 線係經圖樣化；及 一第二絕緣膜，其係形成於該圖樣化的金屬線上； 其中在形成該第二絕緣膜之前及圖樣化該金屬線之 後’執行一熱處理製程以減輕該金屬線的應力；及 102501-960522.doc -3- 1311795 其中在該金屬線中含有一 金屬線的一熔點。 高熔點金屬成分，以增加該 14.如請求項13之半導體裝置， 該金屬線中，然後予以加強 熔點金屬成分。 其中將一高熔點材料散布於 ’致使該金屬線中含有一高(d) forming a second insulating film on the metal line; and (e) performing a second heat treatment process; wherein before performing the step (d) and after completing the step (c), (7) performing a first heat treatment process To mitigate the stress of the metal line; and before performing the step (b) and after the step (a), (g) performing a plasma processing process on the first insulating film to stabilize the first insulation This interface of the membrane. 12. The method of claim 1, wherein the plasma processing process of the step (7) uses a bias power of 2000 to 6000 watts, and performs 10 to a gas containing one or more of Ar, A, and the like. 1 〇 0 seconds. 13. A semiconductor device comprising: a substrate on which a first insulating film is formed; a metal line formed on the first insulating film, wherein the metal line is patterned; and a second An insulating film formed on the patterned metal line; wherein a heat treatment process is performed to reduce stress of the metal line before forming the second insulating film and after patterning the metal line; and 102501-960522.doc - 3- 1311795 wherein the metal wire contains a melting point of a metal wire. A high melting point metal component is added to the semiconductor device of claim 14. In the metal wire, the metal component of the melting point is then reinforced. Where a high melting point material is dispersed in the 'such that the metal wire contains a high % 15_如請求項13之半導艚奘番 _ 置’其中藉由同時沉積一金屬及 一兩熔點材料的一共同溏 _ 硬鑛方法，使該金屬線中含有該 两熔點金屬成分。 16.—種半導體裝置，其包含： 基板其上形成-第_絕緣膜； 一金屬線’其係形成於該第—絕緣膜上，其中該金屬 線已經圖樣化；及 第-絕緣膜’其係形成於該圖樣化的金屬線上； 其中在形成該第二絕緣膜之前及圖樣化該金屬線之 後，執行一熱處理製程以減輕該金屬線的應力；及 其中執行一熱處理製程，及其中使用一同質薄膜來形 成該第一與第 二絕緣膜。 17.如明求項16之半導體裝置，其中該第一與第二絕緣膜係 使用一 HDP氧化膜來形成。 18·如明求項16之半導體裝置，其中該第一與第二絕緣膜係 使用一TEOS氧化膜來形成。 19· 一種半導體裝置，其包含： 一基板’其上形成包含一TEOS氧化膜的一第一絕緣 膜； 102501.960522.doc -4 - 1311795 金屬線’其係形成於該第一絕緣膜上，其中該金屬 線已經圖樣化；及 一第二絕緣膜，其係形成於該圖樣化的金屬線上； 其中在形成該第二絕緣膜之前及圖樣化該金屬線之 後’執行—熱處理製程以減輕該金屬線的應力；及 其中執行一熱處理製程，及其中在該第一絕緣臈上執 行一電漿處理製程，以穩定該第一絕緣膜的該界面。% 15_, as in the semi-conducting method of claim 13, wherein the metal wire contains the fused metal component by a common 溏 _ hard ore method of simultaneously depositing a metal and a two-melting material. 16. A semiconductor device comprising: a substrate on which a -th insulating film is formed; a metal line 'on which is formed on the first insulating film, wherein the metal line has been patterned; and a first insulating film' Forming on the patterned metal line; wherein before forming the second insulating film and patterning the metal line, performing a heat treatment process to reduce the stress of the metal line; and performing a heat treatment process therein, and using one of the The homogenous film forms the first and second insulating films. 17. The semiconductor device of claim 16, wherein the first and second insulating films are formed using an HDP oxide film. The semiconductor device of claim 16, wherein the first and second insulating films are formed using a TEOS oxide film. A semiconductor device comprising: a substrate on which a first insulating film including a TEOS oxide film is formed; 102501.960522.doc -4 - 1311795 a metal line 'on which is formed on the first insulating film, wherein a metal line has been patterned; and a second insulating film is formed on the patterned metal line; wherein an 'execution-heat treatment process is performed to reduce the metal line before and after patterning the second insulating film And a heat treatment process in which a plasma processing process is performed on the first insulating layer to stabilize the interface of the first insulating film. 20·如請求項19之半導體裝置，其中該電漿處理製程係使用 一偏功率2000至6000瓦，在含有Ar、ο。及^中的—或 多個的氣體中執行10至100秒。20. The semiconductor device of claim 19, wherein the plasma processing process uses a bias power of 2000 to 6000 watts, and contains Ar, ο. And - or more of the gases in the ^ for 10 to 100 seconds. 102501-960522.doc 5-102501-960522.doc 5-
TW094120682A 2004-11-24 2005-06-21 Method of manufacturing semiconductor device TWI311795B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020040097157A KR100567531B1 (en) 2004-11-24 2004-11-24 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
TW200625525A TW200625525A (en) 2006-07-16
TWI311795B true TWI311795B (en) 2009-07-01

Family

ID=36371500

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094120682A TWI311795B (en) 2004-11-24 2005-06-21 Method of manufacturing semiconductor device

Country Status (5)

Country Link
US (1) US7479453B2 (en)
JP (1) JP5051409B2 (en)
KR (1) KR100567531B1 (en)
DE (1) DE102005028629A1 (en)
TW (1) TWI311795B (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100875163B1 (en) * 2007-06-26 2008-12-22 주식회사 동부하이텍 Method for manufacturing vertical cmos image sensor
CN107154380B (en) * 2017-05-11 2020-04-24 上海华力微电子有限公司 Preparation method of metal interconnection structure
JP7015218B2 (en) * 2018-06-28 2022-02-02 ルネサスエレクトロニクス株式会社 Semiconductor device
US11081364B2 (en) * 2019-02-06 2021-08-03 Micron Technology, Inc. Reduction of crystal growth resulting from annealing a conductive material

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0740587B2 (en) * 1985-12-26 1995-05-01 松下電子工業株式会社 Method for manufacturing semiconductor device
KR890005819Y1 (en) 1986-05-27 1989-08-26 주식회사 금성사 Cassette loading grip apparatus of digital audio disk player
JPS63235473A (en) * 1987-03-23 1988-09-30 Nec Corp Formation of thin metallic film
KR890005819A (en) * 1987-09-21 1989-05-17 강진구 Method of manufacturing protective film for semiconductor device
JPH0250432A (en) * 1988-08-12 1990-02-20 Toshiba Corp Semiconductor device
JPH0335524A (en) * 1989-07-01 1991-02-15 Toshiba Corp Semiconductor device
JPH03169018A (en) * 1989-11-28 1991-07-22 Nec Corp Manufacture of semiconductor integrated circuit
JP2809018B2 (en) * 1992-11-26 1998-10-08 日本電気株式会社 Semiconductor device and manufacturing method thereof
JP3421861B2 (en) * 1992-11-30 2003-06-30 ソニー株式会社 Method for manufacturing semiconductor device
JPH0888224A (en) 1994-09-16 1996-04-02 Toshiba Corp Semiconductor device and its manufacture
KR100367499B1 (en) 1995-12-29 2003-03-06 주식회사 하이닉스반도체 Method for manufacturing semiconductor device
JPH1032203A (en) * 1996-07-17 1998-02-03 Toshiba Corp Manufacture of semiconductor device
JP2985789B2 (en) * 1996-08-30 1999-12-06 日本電気株式会社 Method for manufacturing semiconductor device
JPH11135622A (en) * 1997-10-27 1999-05-21 Canon Inc Semiconductor device, liquid crystal display device, projection type liquid crystal display device and manufacture
JP3632725B2 (en) * 1997-12-05 2005-03-23 ソニー株式会社 Semiconductor device
JP3362662B2 (en) * 1998-03-11 2003-01-07 日本電気株式会社 Method for manufacturing semiconductor device
JP2000164716A (en) * 1998-11-26 2000-06-16 Seiko Epson Corp Semiconductor device and manufacture thereof
JP2000277519A (en) * 1999-03-23 2000-10-06 Toshiba Corp Semiconductor device and manufacture thereof
US6190963B1 (en) * 1999-05-21 2001-02-20 Sharp Laboratories Of America, Inc. Composite iridium-metal-oxygen barrier structure with refractory metal companion barrier and method for same
JP2001210725A (en) 2000-01-25 2001-08-03 Matsushita Electric Ind Co Ltd Semiconductor device
JP3504211B2 (en) * 2000-03-31 2004-03-08 株式会社ルネサステクノロジ Method for manufacturing semiconductor device
US6492281B1 (en) * 2000-09-22 2002-12-10 Advanced Micro Devices, Inc. Method of fabricating conductor structures with metal comb bridging avoidance
JP2002353212A (en) 2001-05-22 2002-12-06 Toshiba Corp Method and apparatus for manufacturing semiconductor device
KR20030043446A (en) * 2001-11-28 2003-06-02 동부전자 주식회사 Semiconductor and Manufacturing Method For The Same
JP4063619B2 (en) * 2002-03-13 2008-03-19 Ｎｅｃエレクトロニクス株式会社 Manufacturing method of semiconductor device
KR100480500B1 (en) * 2002-04-25 2005-04-06 학교법인 포항공과대학교 Process for depositing insulating film on substrate at low temperature

Also Published As

Publication number Publication date
JP2006148046A (en) 2006-06-08
KR100567531B1 (en) 2006-04-03
JP5051409B2 (en) 2012-10-17
US7479453B2 (en) 2009-01-20
DE102005028629A1 (en) 2006-06-01
US20060108689A1 (en) 2006-05-25
TW200625525A (en) 2006-07-16

Similar Documents

Publication Publication Date Title
JP2010171081A (en) Semiconductor device and manufacturing method thereof
TWI311795B (en) Method of manufacturing semiconductor device
JP2809087B2 (en) Wiring formation method
KR100917823B1 (en) Method of manufacturing metal line of the semiconductor device
TW478101B (en) Structure for protecting copper interconnects in low dielectric constant materials from oxidation
JP3125745B2 (en) Method for manufacturing semiconductor device
TW541618B (en) Manufacturing method of semiconductor device
TW448506B (en) Manufacturing method of semiconductor device
JP2004235256A (en) Semiconductor device and its fabricating process
JP2560626B2 (en) Method for manufacturing semiconductor device
JP3108929B2 (en) Dry etching method
JP2000164708A (en) Manufacture of semiconductor device
TWI393215B (en) Method for manufacturing semiconductor device
JP3564908B2 (en) Method for manufacturing semiconductor device
JPH08186120A (en) Manufacture of semiconductor device
KR100443363B1 (en) Method of forming metal interconnection in semiconductor device
JPH0774176A (en) Al wiring structure and formation thereof
JPH11340318A (en) Copper film formation
JP3421861B2 (en) Method for manufacturing semiconductor device
JPH09321006A (en) Manufacture of semiconductor device
JPH04103123A (en) Wiring formation
JP2000091429A (en) Manufacture of semiconductor device
KR101102967B1 (en) Method for manufacturing semiconductor device
JPH10335330A (en) Multilayered trench wiring
JP2006237163A (en) Method for manufacturing semiconductor device

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees