TWI277983B - Semiconductor memory device performing auto refresh in the self refresh mode - Google Patents

Semiconductor memory device performing auto refresh in the self refresh mode Download PDF

Info

Publication number
TWI277983B
TWI277983B TW94124644A TW94124644A TWI277983B TW I277983 B TWI277983 B TW I277983B TW 94124644 A TW94124644 A TW 94124644A TW 94124644 A TW94124644 A TW 94124644A TW I277983 B TWI277983 B TW I277983B
Authority
TW
Taiwan
Prior art keywords
memory
refresh
self
column
address
Prior art date
Application number
TW94124644A
Other languages
English (en)
Chinese (zh)
Other versions
TW200615971A (en
Inventor
Taek-Seon Park
Jung-Bae Lee
Yun-Sang Lee
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/169,241 external-priority patent/US7164615B2/en
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of TW200615971A publication Critical patent/TW200615971A/zh
Application granted granted Critical
Publication of TWI277983B publication Critical patent/TWI277983B/zh

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40611External triggering or timing of internal or partially internal refresh operations, e.g. auto-refresh or CAS-before-RAS triggered refresh
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40615Internal triggering or timing of refresh, e.g. hidden refresh, self refresh, pseudo-SRAMs
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/406Management or control of the refreshing or charge-regeneration cycles
    • G11C11/40618Refresh operations over multiple banks or interleaving

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
TW94124644A 2004-07-21 2005-07-21 Semiconductor memory device performing auto refresh in the self refresh mode TWI277983B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR20040056967 2004-07-21
US11/169,241 US7164615B2 (en) 2004-07-21 2005-06-27 Semiconductor memory device performing auto refresh in the self refresh mode

Publications (2)

Publication Number Publication Date
TW200615971A TW200615971A (en) 2006-05-16
TWI277983B true TWI277983B (en) 2007-04-01

Family

ID=38626087

Family Applications (1)

Application Number Title Priority Date Filing Date
TW94124644A TWI277983B (en) 2004-07-21 2005-07-21 Semiconductor memory device performing auto refresh in the self refresh mode

Country Status (3)

Country Link
JP (1) JP4559318B2 (ja)
DE (1) DE102005035079B4 (ja)
TW (1) TWI277983B (ja)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4723679B2 (ja) * 2009-01-14 2011-07-13 エルピーダメモリ株式会社 半導体記憶装置、メモリシステム、及び半導体記憶装置のリフレッシュ制御方法
US8471582B2 (en) 2009-01-27 2013-06-25 Qualcomm Incorporated Circuit for detecting tier-to-tier couplings in stacked integrated circuit devices
JP2012252742A (ja) * 2011-06-02 2012-12-20 Elpida Memory Inc 半導体装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5627791A (en) * 1996-02-16 1997-05-06 Micron Technology, Inc. Multiple bank memory with auto refresh to specified bank
KR100237621B1 (ko) * 1996-08-27 2000-01-15 김영환 반도체 메모리소자의 리프레시 제어회로
KR100276386B1 (ko) * 1997-12-06 2001-01-15 윤종용 반도체메모리장치의리프레시방법및회로
CN1137491C (zh) * 1998-03-30 2004-02-04 西门子公司 动态随机存取存储器中的译码自动刷新模式

Also Published As

Publication number Publication date
JP2006031929A (ja) 2006-02-02
DE102005035079B4 (de) 2014-03-13
DE102005035079A1 (de) 2006-02-16
TW200615971A (en) 2006-05-16
JP4559318B2 (ja) 2010-10-06

Similar Documents

Publication Publication Date Title
US7164615B2 (en) Semiconductor memory device performing auto refresh in the self refresh mode
US6741515B2 (en) DRAM with total self refresh and control circuit
TWI303422B (en) Dynamic semiconductor memory with improved refresh mechanism
TW564420B (en) System and method for performing partial array self-refresh operation in a semiconductor memory device
JP4025509B2 (ja) 半導体メモリのリフレッシュの影響を全く受けないようにする読出し/書込みバッファ及びその動作方法
CN1315132C (zh) 具有刷新型存储单元阵列的半导体存储装置及其操作方法
TW526500B (en) Multi-port memory based on DRAM core
TW487911B (en) Semiconductor memory device
TWI317524B (en) Pseudo-dual port memory having a clock for each port
JP4734580B2 (ja) エンハンスド・バス・ターンアラウンド集積回路ダイナミック・ランダム・アクセス・メモリ装置
JP2003123470A (ja) 半導体記憶装置
TWI271736B (en) Refresh mechanism in dynamic memories
WO2003056563A1 (fr) Dispositif de stockage a semi-conducteur et son procede de commande de regeneration
JP2001357670A (ja) 半導体記憶装置
TW200842873A (en) Semiconductor memory device and write control method therefor
JPH1166843A (ja) 半導体記憶装置
TWI225260B (en) Circuits and methods for providing page mode operation in semiconductor memory device having partial activation architecture
TW200305881A (en) Semiconductor memory device
TWI277983B (en) Semiconductor memory device performing auto refresh in the self refresh mode
JP2003317499A (ja) 半導体記憶装置およびそれを用いたメモリシステム
JP3725715B2 (ja) クロック同期システム
JP2012123889A (ja) 半導体装置
TWI222067B (en) Synchronous SRAM-compatible memory and method of driving the same
TW200539180A (en) Semiconductor memory device without decreasing performance thereof even if refresh operation or word line changing operation occur during burst operation
TW569220B (en) Data access method of semiconductor memory device and semiconductor memory device