TWI268412B - A digital circuit having a delay circuit to adjust the timing of clock signals - Google Patents

A digital circuit having a delay circuit to adjust the timing of clock signals

Info

Publication number
TWI268412B
TWI268412B TW092117556A TW92117556A TWI268412B TW I268412 B TWI268412 B TW I268412B TW 092117556 A TW092117556 A TW 092117556A TW 92117556 A TW92117556 A TW 92117556A TW I268412 B TWI268412 B TW I268412B
Authority
TW
Taiwan
Prior art keywords
circuit
timing
pulse delay
delay
delay circuit
Prior art date
Application number
TW092117556A
Other languages
English (en)
Other versions
TW200401184A (en
Inventor
Eiichi Takahashi
Yuuji Kasai
Tetsuya Higuchi
Original Assignee
National Institute Of Advanced Industrial Science And Tech (Aist)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by National Institute Of Advanced Industrial Science And Tech (Aist) filed Critical National Institute Of Advanced Industrial Science And Tech (Aist)
Publication of TW200401184A publication Critical patent/TW200401184A/zh
Application granted granted Critical
Publication of TWI268412B publication Critical patent/TWI268412B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/07—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop using several loops, e.g. for redundant clock signal generation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H03K5/134—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices with field-effect transistors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00026—Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Pulse Circuits (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
TW092117556A 2002-07-09 2003-06-27 A digital circuit having a delay circuit to adjust the timing of clock signals TWI268412B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002200467A JP3762988B2 (ja) 2002-07-09 2002-07-09 クロック信号タイミング調整のための遅延回路を有するデジタル回路

Publications (2)

Publication Number Publication Date
TW200401184A TW200401184A (en) 2004-01-16
TWI268412B true TWI268412B (en) 2006-12-11

Family

ID=31707323

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092117556A TWI268412B (en) 2002-07-09 2003-06-27 A digital circuit having a delay circuit to adjust the timing of clock signals

Country Status (8)

Country Link
US (1) US7274238B2 (zh)
EP (1) EP1553702B1 (zh)
JP (1) JP3762988B2 (zh)
KR (1) KR100713604B1 (zh)
AU (1) AU2003246277A1 (zh)
DE (1) DE60331234D1 (zh)
TW (1) TWI268412B (zh)
WO (1) WO2004017520A1 (zh)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7541851B2 (en) * 2006-12-11 2009-06-02 Micron Technology, Inc. Control of a variable delay line using line entry point to modify line power supply voltage
JP2010541320A (ja) * 2007-09-21 2010-12-24 クゥアルコム・インコーポレイテッド 調整可能な周波数を備える信号発生器
US8446976B2 (en) 2007-09-21 2013-05-21 Qualcomm Incorporated Signal generator with adjustable phase
US8385474B2 (en) 2007-09-21 2013-02-26 Qualcomm Incorporated Signal generator with adjustable frequency
DE102007062263A1 (de) * 2007-12-14 2009-06-18 Prettl Home Appliance Solutions Gmbh Vorrichtung und Verfahren zum Erfassen einer Annäherung oder Berührung
JP6707039B2 (ja) * 2017-02-01 2020-06-10 株式会社豊田中央研究所 変換回路

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2848786C3 (de) 1978-11-10 1981-05-21 Ibm Deutschland Gmbh, 7000 Stuttgart Schaltungsanordnung für die Synchronisierung der Auftrittszeitpunkte von Druckhammeraufschlag mit dem Eintreffen der Drucktype an der Druckstelle
US4922141A (en) * 1986-10-07 1990-05-01 Western Digital Corporation Phase-locked loop delay line
US4899071A (en) * 1988-08-02 1990-02-06 Standard Microsystems Corporation Active delay line circuit
JPH0398534A (ja) 1989-09-12 1991-04-24 Ryoji Sekiguchi 菓子
EP0476585B1 (en) * 1990-09-18 1998-08-26 Fujitsu Limited Electronic device using a reference delay generator
US5146121A (en) * 1991-10-24 1992-09-08 Northern Telecom Limited Signal delay apparatus employing a phase locked loop
JPH05183337A (ja) 1991-12-27 1993-07-23 Kenwood Corp デジタル制御形温度補償水晶発振器
AU1841895A (en) 1994-02-15 1995-08-29 Rambus Inc. Delay-locked loop
JP3688392B2 (ja) 1996-05-31 2005-08-24 三菱電機株式会社 波形整形装置およびクロック供給装置
JP4070255B2 (ja) 1996-08-13 2008-04-02 富士通株式会社 半導体集積回路
JP3986103B2 (ja) 1996-08-30 2007-10-03 富士通株式会社 半導体集積回路
JPH1079663A (ja) 1996-09-03 1998-03-24 Mitsubishi Electric Corp 内部クロック発生回路および信号発生回路
US6081146A (en) * 1996-09-25 2000-06-27 Kabushiki Kaisha Toshiba Interface circuit and interface circuit delay time controlling method
JP3414621B2 (ja) * 1997-08-11 2003-06-09 富士通株式会社 半導体集積回路装置
JP4031859B2 (ja) 1998-02-03 2008-01-09 富士通株式会社 半導体装置
US6229364B1 (en) * 1999-03-23 2001-05-08 Infineon Technologies North America Corp. Frequency range trimming for a delay line
JP3450293B2 (ja) 2000-11-29 2003-09-22 Ｎｅｃエレクトロニクス株式会社 クロック制御回路及びクロック制御方法
US6741107B2 (en) * 2001-03-08 2004-05-25 Intel Corporation Synchronous clock generator for integrated circuits
US7324621B2 (en) * 2001-03-29 2008-01-29 Intel Corporation Locked loop circuit
US6492852B2 (en) * 2001-03-30 2002-12-10 International Business Machines Corporation Pre-divider architecture for low power in a digital delay locked loop
US7027548B1 (en) * 2001-05-30 2006-04-11 Alliance Semiconductor Corporation Delay settings for a wide-range, high-precision delay-locked loop and a delay locked loop implementation using these settings

Also Published As

Publication number Publication date
EP1553702A1 (en) 2005-07-13
EP1553702A4 (en) 2007-04-18
US7274238B2 (en) 2007-09-25
TW200401184A (en) 2004-01-16
JP2004048189A (ja) 2004-02-12
JP3762988B2 (ja) 2006-04-05
KR20050036948A (ko) 2005-04-20
EP1553702B1 (en) 2010-02-10
KR100713604B1 (ko) 2007-05-02
AU2003246277A1 (en) 2004-03-03
DE60331234D1 (de) 2010-03-25
US20060109146A1 (en) 2006-05-25
WO2004017520A1 (ja) 2004-02-26

Similar Documents

Publication Publication Date Title
WO1998006022A3 (en) Methods and circuits for dynamically adjusting a supply voltage and/or a frequency of a clock signal in a digital circuit
TW200515130A (en) Electric saving circuitry and method of an electronic device
TW332337B (en) The semiconductor IC
TWI240488B (en) Semiconductor integrated circuit
EP1435694A3 (en) Spread spectrum clock generation circuit jitter generation circuit and semiconductor device
WO2005109143A3 (en) Control system for a power supply
WO2003036796A1 (fr) Circuit en boucle a phase asservie, circuit en boucle a retard de phase, generateur de synchronisation, instrument d'essai a semi-conducteurs et circuit integre a semi-conducteurs
TW200625796A (en) Audio power amplifier IC and audio system equipped therewith
TW465188B (en) Clock gate buffer circuit
DE59902779D1 (de) Kristallmodifikation der liponsäure
FI20021878A (fi) Viivekellopulssinleveyttä säätävä piiri välitaajuuksille tai suurtaajuuksille
TWI268412B (en) A digital circuit having a delay circuit to adjust the timing of clock signals
WO2006091469A3 (en) Circuit and method for determining optimal power and frequency metrics of an integrated circuit
TW200618479A (en) Hysteresis comparator and reset signal generating circuit using the same
WO2004044937A3 (en) Method and system for providing power to circuit breakers
JPS5364454A (en) Oscillator circuit
TW200419900A (en) Internal power-on reset circuit and method for low-voltage chip
TW200419774A (en) Semiconductor integrated circuit
WO2004075412A3 (en) Circuit to linearize gain of a voltage controlled oscillator over wide frequency range
JPS5381931A (en) Integrated circuit for variable output type stabilization power source
JPS574616A (en) Power-on resetting circuit
TW200611271A (en) Power up circuit of semiconductor memory device and compensating method thereof
JPS52146160A (en) Timing circuit
JPS5425645A (en) Clock circuit
TW200419905A (en) Signal delay compensating circuit