TW588240B - Self-healing memory - Google Patents

Self-healing memory Download PDF

Info

Publication number
TW588240B
TW588240B TW090128966A TW90128966A TW588240B TW 588240 B TW588240 B TW 588240B TW 090128966 A TW090128966 A TW 090128966A TW 90128966 A TW90128966 A TW 90128966A TW 588240 B TW588240 B TW 588240B
Authority
TW
Taiwan
Prior art keywords
memory
unit
bit
data
column
Prior art date
Application number
TW090128966A
Other languages
English (en)
Chinese (zh)
Inventor
Michael B Raynham
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Application granted granted Critical
Publication of TW588240B publication Critical patent/TW588240B/zh

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/72Masking faults in memories by using spares or by reconfiguring with optimized replacement algorithms
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G06F11/1088Reconstruction on already foreseen single or plurality of spare disks
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C29/00Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70Masking faults in memories by using spares or by reconfiguring
    • G11C29/76Masking faults in memories by using spares or by reconfiguring using address translation or modifications

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
TW090128966A 2001-01-19 2001-11-22 Self-healing memory TW588240B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/766,354 US6418068B1 (en) 2001-01-19 2001-01-19 Self-healing memory

Publications (1)

Publication Number Publication Date
TW588240B true TW588240B (en) 2004-05-21

Family

ID=25076183

Family Applications (1)

Application Number Title Priority Date Filing Date
TW090128966A TW588240B (en) 2001-01-19 2001-11-22 Self-healing memory

Country Status (3)

Country Link
US (1) US6418068B1 (enExample)
JP (1) JP2002279795A (enExample)
TW (1) TW588240B (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI393001B (zh) * 2005-11-07 2013-04-11 萬國商業機器公司 測量一受測系統之自主能力的方法

Families Citing this family (99)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6552937B2 (en) * 2001-03-28 2003-04-22 Micron Technology, Inc. Memory device having programmable column segmentation to increase flexibility in bit repair
US6590822B2 (en) * 2001-05-07 2003-07-08 Samsung Electronics Co., Ltd. System and method for performing partial array self-refresh operation in a semiconductor memory device
US6629225B2 (en) * 2001-05-31 2003-09-30 Intel Corporation Method and apparatus for control calibration of multiple memory modules within a memory channel
JP4370063B2 (ja) * 2001-06-27 2009-11-25 富士通マイクロエレクトロニクス株式会社 半導体記憶装置の制御装置および半導体記憶装置の制御方法
DE10154505B4 (de) * 2001-11-07 2006-11-16 Infineon Technologies Ag Speichervorrichtung und Verfahren zum Zugriff auf ein Speichermodul
US6798711B2 (en) * 2002-03-19 2004-09-28 Micron Technology, Inc. Memory with address management
US6957307B2 (en) * 2002-03-22 2005-10-18 Intel Corporation Mapping data masks in hardware by controller programming
KR100527399B1 (ko) * 2002-05-10 2005-11-15 주식회사 하이닉스반도체 반도체메모리장치의 디엘엘구동회로
US7506130B2 (en) * 2002-05-22 2009-03-17 Hewlett-Packard Development Company, L.P. Mirrored computer memory on split bus
US6879530B2 (en) * 2002-07-18 2005-04-12 Micron Technology, Inc. Apparatus for dynamically repairing a semiconductor memory
US7120068B2 (en) * 2002-07-29 2006-10-10 Micron Technology, Inc. Column/row redundancy architecture using latches programmed from a look up table
US20040064660A1 (en) * 2002-09-27 2004-04-01 Lyons Michael Stewart Multiplexed bus with multiple timing signals
US7017017B2 (en) * 2002-11-08 2006-03-21 Intel Corporation Memory controllers with interleaved mirrored memory modes
US7130229B2 (en) * 2002-11-08 2006-10-31 Intel Corporation Interleaved mirrored memory systems
US7904786B2 (en) * 2003-03-06 2011-03-08 Hewlett-Packard Development Company, L.P. Assisted memory system
US7278053B2 (en) * 2003-05-06 2007-10-02 International Business Machines Corporation Self healing storage system
KR100505685B1 (ko) * 2003-05-12 2005-08-03 삼성전자주식회사 리던던시 효율을 증가시키는 반도체 메모리 장치
US6839275B2 (en) * 2003-06-04 2005-01-04 Hewlett-Packard Development Company, L.P. Memory system having control circuit configured to receive data, provide encoded received data to match a fault pattern in the array of memory cells
US7827353B2 (en) * 2003-07-15 2010-11-02 International Business Machines Corporation Self healing memory
US7225303B2 (en) * 2003-09-22 2007-05-29 Micron Technology, Inc. Method and apparatus for accessing a dynamic memory device by providing at least one of burst and latency information over at least one of redundant row and column address lines
US6956786B2 (en) 2003-12-04 2005-10-18 Infineon Technologies North America Corp. Random access memory with optional inaccessible memory cells
JP4583043B2 (ja) * 2004-02-13 2010-11-17 凸版印刷株式会社 半導体メモリ
US7409600B2 (en) * 2004-07-12 2008-08-05 International Business Machines Corporation Self-healing cache system
US7523364B2 (en) * 2005-02-09 2009-04-21 International Business Machines Corporation Double DRAM bit steering for multiple error corrections
US7549077B2 (en) * 2005-04-22 2009-06-16 The United States Of America As Represented By The Secretary Of The Army Automated self-forming, self-healing configuration permitting substitution of software agents to effect a live repair of a system implemented on hardware processors
US20060253674A1 (en) * 2005-05-06 2006-11-09 Xiv Ltd. Automatic disk healing
DE112006002300B4 (de) * 2005-09-02 2013-12-19 Google, Inc. Vorrichtung zum Stapeln von DRAMs
US7522467B2 (en) * 2005-09-29 2009-04-21 Hynix Semiconductor Inc. Semiconductor memory device
US7734985B2 (en) * 2006-02-27 2010-06-08 Intel Corporation Systems, methods, and apparatuses for using the same memory type to support an error check mode and a non-error check mode
US7747926B2 (en) * 2006-05-02 2010-06-29 Everspin Technologies, Inc. Methods and apparatus for a memory device with self-healing reference bits
KR100800382B1 (ko) * 2006-08-17 2008-02-01 삼성전자주식회사 반도체 메모리 장치에서의 신호제어방법 및 그에 따른컬럼선택라인 인에이블 신호 발생회로
US8041990B2 (en) * 2007-06-28 2011-10-18 International Business Machines Corporation System and method for error correction and detection in a memory system
US8041989B2 (en) * 2007-06-28 2011-10-18 International Business Machines Corporation System and method for providing a high fault tolerant memory system
US7865674B2 (en) * 2007-08-31 2011-01-04 International Business Machines Corporation System for enhancing the memory bandwidth available through a memory module
US8086936B2 (en) * 2007-08-31 2011-12-27 International Business Machines Corporation Performing error correction at a memory device level that is transparent to a memory channel
US7861014B2 (en) * 2007-08-31 2010-12-28 International Business Machines Corporation System for supporting partial cache line read operations to a memory module to reduce read data traffic on a memory channel
US7840748B2 (en) * 2007-08-31 2010-11-23 International Business Machines Corporation Buffered memory module with multiple memory device data interface ports supporting double the memory capacity
US7899983B2 (en) 2007-08-31 2011-03-01 International Business Machines Corporation Buffered memory module supporting double the memory device data width in the same physical space as a conventional memory module
US8082482B2 (en) * 2007-08-31 2011-12-20 International Business Machines Corporation System for performing error correction operations in a memory hub device of a memory module
US7818497B2 (en) * 2007-08-31 2010-10-19 International Business Machines Corporation Buffered memory module supporting two independent memory channels
US7584308B2 (en) * 2007-08-31 2009-09-01 International Business Machines Corporation System for supporting partial cache line write operations to a memory module to reduce write data traffic on a memory channel
US7558887B2 (en) * 2007-09-05 2009-07-07 International Business Machines Corporation Method for supporting partial cache line read and write operations to a memory module to reduce read and write data traffic on a memory channel
US8019919B2 (en) * 2007-09-05 2011-09-13 International Business Machines Corporation Method for enhancing the memory bandwidth available through a memory module
US20090119444A1 (en) * 2007-11-01 2009-05-07 Zerog Wireless, Inc., Delaware Corporation Multiple write cycle memory using redundant addressing
US7788550B2 (en) * 2007-12-17 2010-08-31 Atmel Rousset S.A.S. Redundant bit patterns for column defects coding
TWI358735B (en) * 2008-01-03 2012-02-21 Nanya Technology Corp Memory access control method
US7930469B2 (en) 2008-01-24 2011-04-19 International Business Machines Corporation System to provide memory system power reduction without reducing overall memory system performance
US7925825B2 (en) * 2008-01-24 2011-04-12 International Business Machines Corporation System to support a full asynchronous interface within a memory hub device
US8140936B2 (en) * 2008-01-24 2012-03-20 International Business Machines Corporation System for a combined error correction code and cyclic redundancy check code for a memory channel
US7925826B2 (en) * 2008-01-24 2011-04-12 International Business Machines Corporation System to increase the overall bandwidth of a memory channel by allowing the memory channel to operate at a frequency independent from a memory device frequency
US7770077B2 (en) * 2008-01-24 2010-08-03 International Business Machines Corporation Using cache that is embedded in a memory hub to replace failed memory cells in a memory subsystem
US7925824B2 (en) * 2008-01-24 2011-04-12 International Business Machines Corporation System to reduce latency by running a memory channel frequency fully asynchronous from a memory device frequency
US7930470B2 (en) * 2008-01-24 2011-04-19 International Business Machines Corporation System to enable a memory hub device to manage thermal conditions at a memory device level transparent to a memory controller
JP2009181425A (ja) 2008-01-31 2009-08-13 Nec Corp メモリモジュール
TWI381387B (zh) * 2008-02-21 2013-01-01 Phison Electronics Corp 儲存裝置、控制器及其資料存取方法
US8521979B2 (en) * 2008-05-29 2013-08-27 Micron Technology, Inc. Memory systems and methods for controlling the timing of receiving read data
US7953914B2 (en) * 2008-06-03 2011-05-31 International Business Machines Corporation Clearing interrupts raised while performing operating system critical tasks
US7895477B2 (en) * 2008-06-03 2011-02-22 International Business Machines Corporation Resilience to memory errors with firmware assistance
US7979757B2 (en) 2008-06-03 2011-07-12 Micron Technology, Inc. Method and apparatus for testing high capacity/high bandwidth memory devices
US8195981B2 (en) * 2008-06-03 2012-06-05 International Business Machines Corporation Memory metadata used to handle memory errors without process termination
US7855931B2 (en) 2008-07-21 2010-12-21 Micron Technology, Inc. Memory system and method using stacked memory device dice, and system using the memory system
US8756486B2 (en) * 2008-07-02 2014-06-17 Micron Technology, Inc. Method and apparatus for repairing high capacity/high bandwidth memory devices
US8289760B2 (en) * 2008-07-02 2012-10-16 Micron Technology, Inc. Multi-mode memory device and method having stacked memory dice, a logic die and a command processing circuit and operating in direct and indirect modes
US8127204B2 (en) * 2008-08-15 2012-02-28 Micron Technology, Inc. Memory system and method using a memory device die stacked with a logic die using data encoding, and system using the memory system
US8234461B2 (en) * 2009-03-31 2012-07-31 General Electric Company Systems and method for data survivability
US20100250881A1 (en) * 2009-03-31 2010-09-30 Joseph Bernard Steffler Systems and method for data recovery
US20100250058A1 (en) * 2009-03-31 2010-09-30 Joseph Bernard Steffler Systems and method for protected memory
US8164936B2 (en) * 2009-10-14 2012-04-24 Seagate Technology Llc Switched memory devices
US8631271B2 (en) 2010-06-24 2014-01-14 International Business Machines Corporation Heterogeneous recovery in a redundant memory system
US8549378B2 (en) 2010-06-24 2013-10-01 International Business Machines Corporation RAIM system using decoding of virtual ECC
US8484529B2 (en) 2010-06-24 2013-07-09 International Business Machines Corporation Error correction and detection in a redundant memory system
US8898511B2 (en) 2010-06-24 2014-11-25 International Business Machines Corporation Homogeneous recovery in a redundant memory system
US8400808B2 (en) 2010-12-16 2013-03-19 Micron Technology, Inc. Phase interpolators and push-pull buffers
US8522122B2 (en) 2011-01-29 2013-08-27 International Business Machines Corporation Correcting memory device and memory channel failures in the presence of known memory device failures
TW201327567A (zh) 2011-09-16 2013-07-01 Mosaid Technologies Inc 具有包含專用的冗餘區域之層之記憶體系統
JP2013073653A (ja) 2011-09-28 2013-04-22 Elpida Memory Inc 半導体装置
JP5548789B2 (ja) * 2013-01-22 2014-07-16 株式会社日立製作所 半導体装置
US8977929B2 (en) 2013-02-27 2015-03-10 Micron Technology, Inc. Rearranging write data to avoid hard errors
US9280431B2 (en) * 2013-04-17 2016-03-08 Globalfoundries Inc. Prioritizing backups on a disk level within enterprise storage
US9171597B2 (en) 2013-08-30 2015-10-27 Micron Technology, Inc. Apparatuses and methods for providing strobe signals to memories
US9600189B2 (en) 2014-06-11 2017-03-21 International Business Machines Corporation Bank-level fault management in a memory system
US9703630B2 (en) 2015-06-08 2017-07-11 International Business Machines Corporation Selective error coding
EP3554843B1 (en) * 2017-01-31 2022-01-19 Hewlett-Packard Development Company, L.P. Disposing memory banks and select register
US10671497B2 (en) 2018-01-19 2020-06-02 International Business Machines Corporation Efficient and selective sparing of bits in memory systems
TWI689816B (zh) * 2018-03-06 2020-04-01 群聯電子股份有限公司 區塊管理方法、記憶體控制電路單元與記憶體儲存裝置
US10896088B2 (en) 2018-11-15 2021-01-19 Seagate Technology Llc Metadata recovery mechanism for page storage
CN110389913B (zh) * 2019-07-26 2021-01-29 南京凯鼎电子科技有限公司 一种用于提高ddr总线利用率的反馈装置及方法
US20200097362A1 (en) * 2019-11-29 2020-03-26 Intel Corporation Methods and apparatus for reducing microbumps for inter-die double-data rate (ddr) transfer
KR20210089804A (ko) * 2020-01-08 2021-07-19 삼성전자주식회사 메모리 모듈 및 이를 포함하는 메모리 시스템
CN113495671B (zh) 2020-04-01 2023-10-17 长鑫存储技术有限公司 读写方法及存储器装置
CN113495675B (zh) 2020-04-01 2023-08-11 长鑫存储技术有限公司 读写方法及存储器装置
CN113495674B (zh) 2020-04-01 2023-10-10 长鑫存储技术有限公司 读写方法及存储器装置
EP3936996A4 (en) * 2020-04-01 2022-07-06 Changxin Memory Technologies, Inc. READ-WRITE METHOD AND STORAGE DEVICE
EP3964941B1 (en) 2020-04-01 2024-02-28 Changxin Memory Technologies, Inc. Read-write method and memory device
CN113495672B (zh) 2020-04-01 2023-08-11 长鑫存储技术有限公司 读写方法及存储器装置
EP3964940A4 (en) 2020-04-01 2022-08-17 Changxin Memory Technologies, Inc. READ/WRITE METHOD AND STORAGE DEVICE
EP3985494B1 (en) 2020-04-01 2024-01-17 Changxin Memory Technologies, Inc. Read-write method and memory device
US11379306B1 (en) * 2021-07-29 2022-07-05 Bae Systems Information And Electronic System Integration Inc. Method for radiation hardening synchronous DRAM
US20250068520A1 (en) * 2023-08-25 2025-02-27 Micron Technology, Inc. Row mapping in a memory controller

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69034227T2 (de) * 1989-04-13 2007-05-03 Sandisk Corp., Sunnyvale EEprom-System mit Blocklöschung
JP2837433B2 (ja) 1989-06-05 1998-12-16 三菱電機株式会社 半導体記憶装置における不良ビット救済回路
US6172935B1 (en) * 1997-04-25 2001-01-09 Micron Technology, Inc. Synchronous dynamic random access memory device
US6046945A (en) 1997-07-11 2000-04-04 Integrated Silicon Solution, Inc. DRAM repair apparatus and method
JP3565687B2 (ja) * 1997-08-06 2004-09-15 沖電気工業株式会社 半導体記憶装置およびその制御方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI393001B (zh) * 2005-11-07 2013-04-11 萬國商業機器公司 測量一受測系統之自主能力的方法

Also Published As

Publication number Publication date
JP2002279795A (ja) 2002-09-27
US20020097613A1 (en) 2002-07-25
US6418068B1 (en) 2002-07-09

Similar Documents

Publication Publication Date Title
TW588240B (en) Self-healing memory
KR102652001B1 (ko) 반도체 메모리 장치 및 반도체 메모리 장치의 동작 방법
US10445177B2 (en) Controller-based memory scrub for DRAMs with internal error-correcting code (ECC) bits contemporaneously during auto refresh or by using masked write commands
JP5595514B2 (ja) Dramエラー訂正用のビット交換技術
CN110111834A (zh) 半导体存储器装置及其修复方法
US20190324854A1 (en) Memory device having error correction function and operating method thereof
US20240256380A1 (en) Apparatuses and methods for bounded fault compliant metadata storage
US20240272984A1 (en) Apparatuses, systems, and methods for storing memory metadata
CN104094351A (zh) 内存模块缓冲器数据存储
US20210055985A1 (en) Memory controller with high data reliability, a memory system having the same, and an operation method of the memory controller
US20250078950A1 (en) Apparatuses and methods for half-page modes of memory devices
TWI752120B (zh) 半導體裝置
US11487613B2 (en) Method for accessing semiconductor memory module
CN112306737A (zh) 控制易失性存储器装置的修复的方法和存储装置
US20250077424A1 (en) Apparatuses and methods for half-page modes of memory devices
US20240273014A1 (en) Apparatuses, systems, and methods for storing memory metadata
US20250078949A1 (en) Apparatuses and methods for half-page modes of memory devices
US20240274223A1 (en) Apparatuses, systems, and methods for storing memory metadata
US20250077103A1 (en) Apparatuses and methods for half-page modes of memory devices
US20240289266A1 (en) Apparatuses and methods for settings for adjustable write timing
CN113744778A (zh) 用于捕获和替换锤击字线地址的系统和方法
US20250173219A1 (en) Command address fault detection using a parity pin
JP2001167001A (ja) 自己回復するメモリ構成
US12443484B2 (en) Apparatuses and methods for variable input ECC circuits
US20240296096A1 (en) Apparatuses and methods for selectable expansion of error correction capability

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees