TW310410B - - Google Patents

Download PDF

Info

Publication number
TW310410B
TW310410B TW086100115A TW86100115A TW310410B TW 310410 B TW310410 B TW 310410B TW 086100115 A TW086100115 A TW 086100115A TW 86100115 A TW86100115 A TW 86100115A TW 310410 B TW310410 B TW 310410B
Authority
TW
Taiwan
Prior art keywords
instruction
unit
display list
graphics processor
operation code
Prior art date
Application number
TW086100115A
Other languages
English (en)
Chinese (zh)
Original Assignee
Cirrus Logic Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cirrus Logic Inc filed Critical Cirrus Logic Inc
Application granted granted Critical
Publication of TW310410B publication Critical patent/TW310410B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G06F9/3879—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor for non-native instruction execution, e.g. executing a command; for Java instruction set

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Advance Control (AREA)
  • Executing Machine-Instructions (AREA)
TW086100115A 1995-12-19 1997-01-07 TW310410B (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/574,835 US5917505A (en) 1995-12-19 1995-12-19 Method and apparatus for prefetching a next instruction using display list processing in a graphics processor

Publications (1)

Publication Number Publication Date
TW310410B true TW310410B (enExample) 1997-07-11

Family

ID=24297851

Family Applications (1)

Application Number Title Priority Date Filing Date
TW086100115A TW310410B (enExample) 1995-12-19 1997-01-07

Country Status (4)

Country Link
US (1) US5917505A (enExample)
EP (1) EP0780761B1 (enExample)
JP (1) JP3096431B2 (enExample)
TW (1) TW310410B (enExample)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5852720A (en) * 1996-08-16 1998-12-22 Compaq Computer Corp. System for storing display data during first time period prior to failure of computer and during second time period after reset of the computer
JP3739888B2 (ja) 1997-03-27 2006-01-25 株式会社ソニー・コンピュータエンタテインメント 情報処理装置および方法
US6247088B1 (en) * 1998-05-08 2001-06-12 Lexmark International, Inc. Bridgeless embedded PCI computer system using syncronous dynamic ram architecture
US6323867B1 (en) * 1999-04-26 2001-11-27 Mediaq Inc. Parsing graphics data structure into command and data queues
US6598146B1 (en) 1999-06-15 2003-07-22 Koninklijke Philips Electronics N.V. Data-processing arrangement comprising a plurality of processing and memory circuits
US6515670B1 (en) * 1999-12-10 2003-02-04 Silicon Integrated Systems Corp. Graphics system and method for minimizing the idle time of a host processor in the graphics system
US6771269B1 (en) * 2001-01-12 2004-08-03 Ati International Srl Method and apparatus for improving processing throughput in a video graphics system
US6657632B2 (en) * 2001-01-24 2003-12-02 Hewlett-Packard Development Company, L.P. Unified memory distributed across multiple nodes in a computer graphics system
US6810483B2 (en) * 2001-01-25 2004-10-26 Synopsys, Inc. Synchronizing data and function opcodes between an application layer having a first clock speed and a circuit having a slower clock speed
US6952216B2 (en) * 2001-09-18 2005-10-04 Seiko Epson Corporation High performance graphics controller
US7629979B2 (en) * 2003-08-20 2009-12-08 Hewlett-Packard Development Company, L.P. System and method for communicating information from a single-threaded application over multiple I/O busses
KR100460009B1 (ko) * 2004-06-23 2004-12-04 엔에이치엔(주) 이미지 리소스를 로딩하는 방법 및 이미지 리소스 로딩시스템
TWI236657B (en) * 2004-09-01 2005-07-21 Au Optronics Corp Timing controller with external interface and apparatuses based thereon
US7546483B1 (en) * 2005-10-18 2009-06-09 Nvidia Corporation Offloading RAID functions to a graphics coprocessor
JP5137866B2 (ja) * 2009-01-28 2013-02-06 三菱電機株式会社 設備操作表示装置
US8243313B2 (en) 2009-05-26 2012-08-14 Infoprint Solutions Company Llc Cache optimization mechanism
US10698859B2 (en) 2009-09-18 2020-06-30 The Board Of Regents Of The University Of Texas System Data multicasting with router replication and target instruction identification in a distributed multi-core processing architecture
US20120120050A1 (en) * 2010-11-12 2012-05-17 Nokia Corporation Dual-mode two-dimensional/three-dimensional display
JP2012233965A (ja) * 2011-04-28 2012-11-29 Mitsubishi Electric Corp 画像表示装置
KR101574406B1 (ko) * 2011-08-15 2015-12-03 미쓰비시덴키 가부시키가이샤 묘화 제어 장치
US20150378920A1 (en) * 2014-06-30 2015-12-31 John G. Gierach Graphics data pre-fetcher for last level caches
US10452399B2 (en) 2015-09-19 2019-10-22 Microsoft Technology Licensing, Llc Broadcast channel architectures for block-based processors
US10719321B2 (en) 2015-09-19 2020-07-21 Microsoft Technology Licensing, Llc Prefetching instruction blocks
US11016770B2 (en) 2015-09-19 2021-05-25 Microsoft Technology Licensing, Llc Distinct system registers for logical processors
US10180840B2 (en) 2015-09-19 2019-01-15 Microsoft Technology Licensing, Llc Dynamic generation of null instructions
US11126433B2 (en) 2015-09-19 2021-09-21 Microsoft Technology Licensing, Llc Block-based processor core composition register
US11977891B2 (en) 2015-09-19 2024-05-07 Microsoft Technology Licensing, Llc Implicit program order
US10768936B2 (en) 2015-09-19 2020-09-08 Microsoft Technology Licensing, Llc Block-based processor including topology and control registers to indicate resource sharing and size of logical processor
US10198263B2 (en) 2015-09-19 2019-02-05 Microsoft Technology Licensing, Llc Write nullification
US10871967B2 (en) 2015-09-19 2020-12-22 Microsoft Technology Licensing, Llc Register read/write ordering
US11681531B2 (en) 2015-09-19 2023-06-20 Microsoft Technology Licensing, Llc Generation and use of memory access instruction order encodings
US10678544B2 (en) 2015-09-19 2020-06-09 Microsoft Technology Licensing, Llc Initiating instruction block execution using a register access instruction
US10776115B2 (en) 2015-09-19 2020-09-15 Microsoft Technology Licensing, Llc Debug support for block-based processor

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4967375A (en) * 1986-03-17 1990-10-30 Star Technologies, Inc. Fast architecture for graphics processor
US5046023A (en) * 1987-10-06 1991-09-03 Hitachi, Ltd. Graphic processing system having bus connection control capable of high-speed parallel drawing processing in a frame buffer and a system memory
JPS63226764A (ja) * 1987-03-17 1988-09-21 Fanuc Ltd 高速浮動小数点演算システム
US5010515A (en) * 1987-07-28 1991-04-23 Raster Technologies, Inc. Parallel graphics processor with workload distributing and dependency mechanisms and method for distributing workload
EP0389175A3 (en) * 1989-03-15 1992-11-19 Fujitsu Limited Data prefetch system
US5369744A (en) * 1989-10-16 1994-11-29 Hitachi, Ltd. Address-translatable graphic processor, data processor and drawing method with employment of the same
US5321806A (en) * 1991-08-21 1994-06-14 Digital Equipment Corporation Method and apparatus for transmitting graphics command in a computer graphics system
US5388207A (en) * 1991-11-25 1995-02-07 Industrial Technology Research Institute Architecutre for a window-based graphics system
US5299309A (en) * 1992-01-02 1994-03-29 Industrial Technology Research Institute Fast graphics control system capable of simultaneously storing and executing graphics commands
US5528764A (en) * 1992-12-24 1996-06-18 Ncr Corporation Bus system with cache snooping signals having a turnaround time between agents driving the bus for keeping the bus from floating for an extended period
US5664162A (en) * 1994-05-23 1997-09-02 Cirrus Logic, Inc. Graphics accelerator with dual memory controllers

Also Published As

Publication number Publication date
JP3096431B2 (ja) 2000-10-10
EP0780761A2 (en) 1997-06-25
EP0780761B1 (en) 2001-08-08
JPH09251288A (ja) 1997-09-22
EP0780761A3 (en) 1997-11-12
US5917505A (en) 1999-06-29

Similar Documents

Publication Publication Date Title
TW310410B (enExample)
US6247084B1 (en) Integrated circuit with unified memory system and dual bus architecture
US5638531A (en) Multiprocessor integrated circuit with video refresh logic employing instruction/data caching and associated timing synchronization
JP3431149B2 (ja) 仮想ｆｉｆｏによる周辺装置インタフェースのシステム並びに方法
US6405271B1 (en) Data flow control mechanism for a bus supporting two-and three-agent transactions
US5860086A (en) Video processor with serialization FIFO
US6636927B1 (en) Bridge device for transferring data using master-specific prefetch sizes
US7475190B2 (en) Direct access of cache lock set data without backing memory
US7016984B2 (en) System controller using plural CPU's
EP0663087A1 (en) Method and apparatus for non-snoop window reduction
KR100501052B1 (ko) 메모리 제어기 허브
US5784076A (en) Video processor implementing various data translations using control registers
US5557759A (en) Video processor with non-stalling interrupt service
US20040221075A1 (en) Method and interface for improved efficiency in performing bus-to-bus read data transfers
CN114168503B (zh) 一种接口ip核控制方法、接口ip核、装置及介质
US5710939A (en) Bidirectional parallel data port having multiple data transfer rates, master, and slave operation modes, and selective data transfer termination
US6266723B1 (en) Method and system for optimizing of peripheral component interconnect PCI bus transfers
US6014717A (en) PCMCIA host adapter and method for variable data transfers
JP2002543489A (ja) グラフィックスエンジンマスターモード動作の改良
US5923857A (en) Method and apparatus for ordering writeback data transfers on a bus
JPH06214945A (ja) コンピュータシステム及び情報の高速転送方法
JPH1124644A (ja) 表示用メモリ制御装置
US7694004B2 (en) Bit-granular writes of control registers
US20040199728A1 (en) Methods and apparatus used to retrieve data from memory into a RAM controller before such data is requested
JP3478565B2 (ja) パラレルインタフェース回路

Legal Events

Date Code Title Description
MK4A Expiration of patent term of an invention patent