TW308661B - - Google Patents
Download PDFInfo
- Publication number
- TW308661B TW308661B TW085114065A TW85114065A TW308661B TW 308661 B TW308661 B TW 308661B TW 085114065 A TW085114065 A TW 085114065A TW 85114065 A TW85114065 A TW 85114065A TW 308661 B TW308661 B TW 308661B
- Authority
- TW
- Taiwan
- Prior art keywords
- memory
- array
- address
- row
- patent application
- Prior art date
Links
- 230000015654 memory Effects 0.000 claims description 179
- 239000000872 buffer Substances 0.000 claims description 32
- 230000004044 response Effects 0.000 claims description 20
- 238000000034 method Methods 0.000 claims description 16
- 238000003491 array Methods 0.000 claims description 3
- 230000003068 static effect Effects 0.000 claims description 3
- 238000007639 printing Methods 0.000 claims description 2
- PCTMTFRHKVHKIS-BMFZQQSSSA-N (1s,3r,4e,6e,8e,10e,12e,14e,16e,18s,19r,20r,21s,25r,27r,30r,31r,33s,35r,37s,38r)-3-[(2r,3s,4s,5s,6r)-4-amino-3,5-dihydroxy-6-methyloxan-2-yl]oxy-19,25,27,30,31,33,35,37-octahydroxy-18,20,21-trimethyl-23-oxo-22,39-dioxabicyclo[33.3.1]nonatriaconta-4,6,8,10 Chemical compound C1C=C2C[C@@H](OS(O)(=O)=O)CC[C@]2(C)[C@@H]2[C@@H]1[C@@H]1CC[C@H]([C@H](C)CCCC(C)C)[C@@]1(C)CC2.O[C@H]1[C@@H](N)[C@H](O)[C@@H](C)O[C@H]1O[C@H]1/C=C/C=C/C=C/C=C/C=C/C=C/C=C/[C@H](C)[C@@H](O)[C@@H](C)[C@H](C)OC(=O)C[C@H](O)C[C@H](O)CC[C@@H](O)[C@H](O)C[C@H](O)C[C@](O)(C[C@H](O)[C@H]2C(O)=O)O[C@H]2C1 PCTMTFRHKVHKIS-BMFZQQSSSA-N 0.000 claims 2
- 210000004027 cell Anatomy 0.000 description 56
- 238000012545 processing Methods 0.000 description 11
- 238000010586 diagram Methods 0.000 description 7
- 230000006870 function Effects 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 238000012546 transfer Methods 0.000 description 4
- 210000004556 brain Anatomy 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000000295 complement effect Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000007726 management method Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 241001674044 Blattodea Species 0.000 description 1
- 241000283973 Oryctolagus cuniculus Species 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 235000013405 beer Nutrition 0.000 description 1
- 239000007853 buffer solution Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000011534 incubation Methods 0.000 description 1
- 230000010365 information processing Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000007648 laser printing Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 235000012054 meals Nutrition 0.000 description 1
- 210000004457 myocytus nodalis Anatomy 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 210000001082 somatic cell Anatomy 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 230000007306 turnover Effects 0.000 description 1
- 239000002023 wood Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
Landscapes
- Dram (AREA)
- Static Random-Access Memory (AREA)
- Communication Control (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US08/559,379 US6041389A (en) | 1995-11-16 | 1995-11-16 | Memory architecture using content addressable memory, and systems and methods using the same |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW308661B true TW308661B (https=) | 1997-06-21 |
Family
ID=24233387
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW085114065A TW308661B (https=) | 1995-11-16 | 1996-11-16 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6041389A (https=) |
| EP (1) | EP0774758A3 (https=) |
| JP (1) | JP2968486B2 (https=) |
| TW (1) | TW308661B (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI417722B (zh) * | 2007-01-26 | 2013-12-01 | Hicamp Systems Inc | 階層式不可改變的內容可定址的記憶體處理器 |
| US9601199B2 (en) | 2007-01-26 | 2017-03-21 | Intel Corporation | Iterator register for structured memory |
Families Citing this family (66)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4033948B2 (ja) * | 1997-08-07 | 2008-01-16 | 沖電気工業株式会社 | カラーパレット用ｒａｍおよびｄ／ａコンバータ |
| US6658002B1 (en) | 1998-06-30 | 2003-12-02 | Cisco Technology, Inc. | Logical operation unit for packet processing |
| US6381673B1 (en) | 1998-07-06 | 2002-04-30 | Netlogic Microsystems, Inc. | Method and apparatus for performing a read next highest priority match instruction in a content addressable memory device |
| US6389506B1 (en) | 1998-08-07 | 2002-05-14 | Cisco Technology, Inc. | Block mask ternary cam |
| US6567340B1 (en) | 1999-09-23 | 2003-05-20 | Netlogic Microsystems, Inc. | Memory storage cell based array of counters |
| US6795892B1 (en) | 2000-06-14 | 2004-09-21 | Netlogic Microsystems, Inc. | Method and apparatus for determining a match address in an intra-row configurable cam device |
| US7110407B1 (en) | 1999-09-23 | 2006-09-19 | Netlogic Microsystems, Inc. | Method and apparatus for performing priority encoding in a segmented classification system using enable signals |
| US6944709B2 (en) | 1999-09-23 | 2005-09-13 | Netlogic Microsystems, Inc. | Content addressable memory with block-programmable mask write mode, word width and priority |
| US7143231B1 (en) | 1999-09-23 | 2006-11-28 | Netlogic Microsystems, Inc. | Method and apparatus for performing packet classification for policy-based packet routing |
| US6763425B1 (en) | 2000-06-08 | 2004-07-13 | Netlogic Microsystems, Inc. | Method and apparatus for address translation in a partitioned content addressable memory device |
| US6799243B1 (en) | 2000-06-14 | 2004-09-28 | Netlogic Microsystems, Inc. | Method and apparatus for detecting a match in an intra-row configurable cam system |
| US7487200B1 (en) | 1999-09-23 | 2009-02-03 | Netlogic Microsystems, Inc. | Method and apparatus for performing priority encoding in a segmented classification system |
| US6687785B1 (en) | 2000-06-08 | 2004-02-03 | Netlogic Microsystems, Inc. | Method and apparatus for re-assigning priority in a partitioned content addressable memory device |
| US7272027B2 (en) | 1999-09-23 | 2007-09-18 | Netlogic Microsystems, Inc. | Priority circuit for content addressable memory |
| US6751701B1 (en) | 2000-06-14 | 2004-06-15 | Netlogic Microsystems, Inc. | Method and apparatus for detecting a multiple match in an intra-row configurable CAM system |
| US6934795B2 (en) | 1999-09-23 | 2005-08-23 | Netlogic Microsystems, Inc. | Content addressable memory with programmable word width and programmable priority |
| US6542391B2 (en) * | 2000-06-08 | 2003-04-01 | Netlogic Microsystems, Inc. | Content addressable memory with configurable class-based storage partition |
| US6374326B1 (en) * | 1999-10-25 | 2002-04-16 | Cisco Technology, Inc. | Multiple bank CAM architecture and method for performing concurrent lookup operations |
| US6526474B1 (en) | 1999-10-25 | 2003-02-25 | Cisco Technology, Inc. | Content addressable memory (CAM) with accesses to multiple CAM arrays used to generate result for various matching sizes |
| WO2001095336A2 (en) * | 2000-06-08 | 2001-12-13 | Netlogic Microsystems, Inc. | Partitioned content addressable memory device |
| US6493793B1 (en) | 2000-06-16 | 2002-12-10 | Netlogic Microsystems, Inc. | Content addressable memory device having selective cascade logic and method for selectively combining match information in a CAM device |
| US6606681B1 (en) | 2001-02-23 | 2003-08-12 | Cisco Systems, Inc. | Optimized content addressable memory (CAM) |
| US6718432B1 (en) | 2001-03-22 | 2004-04-06 | Netlogic Microsystems, Inc. | Method and apparatus for transparent cascading of multiple content addressable memory devices |
| US6521994B1 (en) | 2001-03-22 | 2003-02-18 | Netlogic Microsystems, Inc. | Multi-chip module having content addressable memory |
| US6556466B2 (en) * | 2001-04-26 | 2003-04-29 | International Business Machines Corporation | Method and structure for a CAMRAM cache memory |
| US6862281B1 (en) | 2001-05-10 | 2005-03-01 | Cisco Technology, Inc. | L4 lookup implementation using efficient CAM organization |
| US7002965B1 (en) * | 2001-05-21 | 2006-02-21 | Cisco Technology, Inc. | Method and apparatus for using ternary and binary content-addressable memory stages to classify packets |
| US7260673B1 (en) | 2001-07-20 | 2007-08-21 | Cisco Technology, Inc. | Method and apparatus for verifying the integrity of a content-addressable memory result |
| US6744652B2 (en) | 2001-08-22 | 2004-06-01 | Netlogic Microsystems, Inc. | Concurrent searching of different tables within a content addressable memory |
| US7065083B1 (en) | 2001-10-04 | 2006-06-20 | Cisco Technology, Inc. | Method and apparatus for dynamically generating lookup words for content-addressable memories |
| US7210003B2 (en) | 2001-10-31 | 2007-04-24 | Netlogic Microsystems, Inc. | Comparand generation in a content addressable memory |
| US6993622B2 (en) * | 2001-10-31 | 2006-01-31 | Netlogic Microsystems, Inc. | Bit level programming interface in a content addressable memory |
| JP3851865B2 (ja) * | 2001-12-19 | 2006-11-29 | 株式会社東芝 | 半導体集積回路 |
| US6715029B1 (en) | 2002-01-07 | 2004-03-30 | Cisco Technology, Inc. | Method and apparatus for possibly decreasing the number of associative memory entries by supplementing an associative memory result with discriminator bits from an original set of information |
| US6961808B1 (en) | 2002-01-08 | 2005-11-01 | Cisco Technology, Inc. | Method and apparatus for implementing and using multiple virtual portions of physical associative memories |
| US7237058B2 (en) | 2002-01-14 | 2007-06-26 | Netlogic Microsystems, Inc. | Input data selection for content addressable memory |
| US6871262B1 (en) | 2002-02-14 | 2005-03-22 | Cisco Technology, Inc. | Method and apparatus for matching a string with multiple lookups using a single associative memory |
| US6925464B2 (en) * | 2002-06-13 | 2005-08-02 | Intel Corporation | Method and system for performing inserts and lookups in memory |
| US7114026B1 (en) | 2002-06-17 | 2006-09-26 | Sandeep Khanna | CAM device having multiple index generators |
| US7065609B2 (en) * | 2002-08-10 | 2006-06-20 | Cisco Technology, Inc. | Performing lookup operations using associative memories optionally including selectively determining which associative memory blocks to use in identifying a result and possibly propagating error indications |
| US7441074B1 (en) | 2002-08-10 | 2008-10-21 | Cisco Technology, Inc. | Methods and apparatus for distributing entries among lookup units and selectively enabling less than all of the lookup units when performing a lookup operation |
| WO2004015593A2 (en) * | 2002-08-10 | 2004-02-19 | Cisco Technology, Inc. | Associative memory with enhanced capabilities |
| US7349382B2 (en) * | 2002-08-10 | 2008-03-25 | Cisco Technology, Inc. | Reverse path forwarding protection of packets using automated population of access control lists based on a forwarding information base |
| US7028136B1 (en) | 2002-08-10 | 2006-04-11 | Cisco Technology, Inc. | Managing idle time and performing lookup operations to adapt to refresh requirements or operational rates of the particular associative memory or other devices used to implement the system |
| US7103708B2 (en) * | 2002-08-10 | 2006-09-05 | Cisco Technology, Inc. | Performing lookup operations using associative memories optionally including modifying a search key in generating a lookup word and possibly forcing a no-hit indication in response to matching a particular entry |
| US7689485B2 (en) * | 2002-08-10 | 2010-03-30 | Cisco Technology, Inc. | Generating accounting data based on access control list entries |
| US7177978B2 (en) * | 2002-08-10 | 2007-02-13 | Cisco Technology, Inc. | Generating and merging lookup results to apply multiple features |
| US7082492B2 (en) * | 2002-08-10 | 2006-07-25 | Cisco Technology, Inc. | Associative memory entries with force no-hit and priority indications of particular use in implementing policy maps in communication devices |
| US7941605B1 (en) | 2002-11-01 | 2011-05-10 | Cisco Technology, Inc | Methods and apparatus for generating a result based on a lookup result from a lookup operation using an associative memory and processing based on a discriminator portion of a lookup word |
| US7237172B2 (en) * | 2002-12-24 | 2007-06-26 | Micron Technology, Inc. | Error detection and correction in a CAM |
| WO2004104790A2 (en) * | 2003-05-20 | 2004-12-02 | Kagutech Ltd. | Digital backplane |
| US6988106B2 (en) * | 2003-07-09 | 2006-01-17 | Cisco Technology, Inc. | Strong and searching a hierarchy of items of particular use with IP security policies and security associations |
| US20060018142A1 (en) * | 2003-08-11 | 2006-01-26 | Varadarajan Srinivasan | Concurrent searching of different tables within a content addressable memory |
| US7079408B2 (en) * | 2003-08-19 | 2006-07-18 | Texas Instruments Incorporated | Circuit and method for reducing fatigue in ferroelectric memories |
| US7305519B1 (en) | 2004-03-29 | 2007-12-04 | Cisco Technology, Inc. | Error protection for associative memory entries and lookup operations performed thereon |
| US7290083B2 (en) * | 2004-06-29 | 2007-10-30 | Cisco Technology, Inc. | Error protection for lookup operations in content-addressable memory entries |
| US7350131B2 (en) * | 2005-01-22 | 2008-03-25 | Cisco Technology, Inc. | Error protecting groups of data words |
| US7451297B2 (en) | 2005-06-01 | 2008-11-11 | Microsoft Corporation | Computing system and method that determines current configuration dependent on operand input from another configuration |
| US7793040B2 (en) | 2005-06-01 | 2010-09-07 | Microsoft Corporation | Content addressable memory architecture |
| US7707387B2 (en) | 2005-06-01 | 2010-04-27 | Microsoft Corporation | Conditional execution via content addressable memory and parallel computing execution model |
| US7539030B2 (en) * | 2006-03-28 | 2009-05-26 | Applied Wireless Identification Group, Inc. | Attribute cache memory |
| US7689889B2 (en) * | 2006-08-24 | 2010-03-30 | Cisco Technology, Inc. | Content addressable memory entry coding for error detection and correction |
| US7920399B1 (en) | 2010-10-21 | 2011-04-05 | Netlogic Microsystems, Inc. | Low power content addressable memory device having selectable cascaded array segments |
| US8467213B1 (en) | 2011-03-22 | 2013-06-18 | Netlogic Microsystems, Inc. | Power limiting in a content search system |
| WO2015030848A1 (en) * | 2013-08-31 | 2015-03-05 | Empire Technology Development Llc | Content-addressable memory device |
| US11581036B2 (en) * | 2021-03-02 | 2023-02-14 | Microsoft Technology Licensing, Llc | Searchable array circuits with load-matched signals for reduced hit signal timing margins and related methods |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58200494A (ja) * | 1982-05-18 | 1983-11-22 | Nippon Telegr & Teleph Corp <Ntt> | 連想メモリ装置 |
| JPS63281299A (ja) * | 1987-05-13 | 1988-11-17 | Hitachi Ltd | 連想メモリ装置 |
| JPS63308796A (ja) * | 1987-06-10 | 1988-12-16 | Hitachi Ltd | 内容呼び出しメモリ |
| JPH03160694A (ja) * | 1989-11-16 | 1991-07-10 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP2938511B2 (ja) * | 1990-03-30 | 1999-08-23 | 三菱電機株式会社 | 半導体記憶装置 |
| US5249282A (en) * | 1990-11-21 | 1993-09-28 | Benchmarq Microelectronics, Inc. | Integrated cache memory system with primary and secondary cache memories |
| US5258946A (en) * | 1991-02-13 | 1993-11-02 | At&T Bell Laboratories | Content-addressable memory |
| JP2810269B2 (ja) * | 1992-01-20 | 1998-10-15 | 三菱電機株式会社 | 連想メモリシステム |
| US5327383A (en) * | 1992-04-21 | 1994-07-05 | Intel Corporation | Method and circuitry for erasing a nonvolatile semiconductor memory incorporating row redundancy |
| US5359564A (en) * | 1993-05-04 | 1994-10-25 | Motorola, Inc. | Content addressable memory system and method of operation |
-
1995
- 1995-11-16 US US08/559,379 patent/US6041389A/en not_active Expired - Lifetime
-
1996
- 1996-11-15 EP EP96308277A patent/EP0774758A3/en not_active Withdrawn
- 1996-11-16 TW TW085114065A patent/TW308661B/zh active
- 1996-11-18 JP JP8306869A patent/JP2968486B2/ja not_active Expired - Fee Related
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI417722B (zh) * | 2007-01-26 | 2013-12-01 | Hicamp Systems Inc | 階層式不可改變的內容可定址的記憶體處理器 |
| US8612673B2 (en) | 2007-01-26 | 2013-12-17 | Hicamp Systems, Inc. | Hierarchical immutable content-addressable memory processor |
| US9520193B2 (en) | 2007-01-26 | 2016-12-13 | Intel Corporation | Hierarchical immutable content-addressable memory processor |
| US9601199B2 (en) | 2007-01-26 | 2017-03-21 | Intel Corporation | Iterator register for structured memory |
| US9870824B2 (en) | 2007-01-26 | 2018-01-16 | Intel Corporation | Iterator register for structured memory |
| US9952972B2 (en) | 2007-01-26 | 2018-04-24 | Intel Corporation | Iterator register for structured memory |
| US10282122B2 (en) | 2007-01-26 | 2019-05-07 | Intel Corporation | Methods and systems of a memory controller for hierarchical immutable content-addressable memory processor |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2968486B2 (ja) | 1999-10-25 |
| EP0774758A3 (en) | 1998-06-24 |
| EP0774758A2 (en) | 1997-05-21 |
| JPH09219094A (ja) | 1997-08-19 |
| US6041389A (en) | 2000-03-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW308661B (https=) | ||
| JP4128234B2 (ja) | メモリ素子、処理システム、メモリ素子を制御する方法およびダイナミックランダムアクセスメモリを操作する方法 | |
| CN101473438B (zh) | 具有单个接口的混合存储器设备和方法 | |
| US6965540B2 (en) | Memory device operable in either a high-power, full-page size mode or a low-power, reduced-page size mode | |
| US6510098B1 (en) | Method and apparatus for transferring data in a dual port memory | |
| US8730759B2 (en) | Devices and system providing reduced quantity of interconnections | |
| TW306989B (https=) | ||
| EP0814410A2 (en) | Dual port memories and systems and methods using the same | |
| JP2001516118A (ja) | 短待ち時間ｄｒａｍセルおよびその方法 | |
| KR100258672B1 (ko) | 다중 뱅크 메모리 아키텍처와 이를 이용한 시스템 및 방법 | |
| US6282606B1 (en) | Dynamic random access memories with hidden refresh and utilizing one-transistor, one-capacitor cells, systems and methods | |
| US5734914A (en) | Computer system capable of shifting voltage level of data signal between processor and system memory | |
| JPH1083337A (ja) | メモリ、集積回路およびメモリを動作させる方法 | |
| JPH1074387A (ja) | メモリ、メモリシステムおよびメモリ装置マッピング方法 | |
| US6446169B1 (en) | SRAM with tag and data arrays for private external microprocessor bus | |
| US5963468A (en) | Low latency memories and systems using the same | |
| US7386654B2 (en) | Non-volatile configuration data storage for a configurable memory | |
| TW397960B (en) | A memory with optimized memory space and wide data input/output and systems and methods using the same | |
| US20040236921A1 (en) | Method to improve bandwidth on a cache data bus | |
| US6425020B1 (en) | Systems and methods for passively transferring data across a selected single bus line independent of a control circuitry | |
| US12494239B2 (en) | Apparatuses and methods for providing command having on-the-fly (OTF) latency to memory | |
| HK1010016A (en) | Memory architecture using content addressable memory, and systems and methods using the same | |
| JP2000067582A (ja) | メモリシステムおよび電子装置の動作方法 | |
| HK1010014A (en) | A memory architecture using conserved adressing and systems and methods using the same | |
| HK1002883A (en) | A memory with optimized memory space and wide data input/output and systems and methods using the same |