TW261694B - Stress free field oxide process of integrated circuit - Google Patents
Stress free field oxide process of integrated circuitInfo
- Publication number
- TW261694B TW261694B TW83103582A TW83103582A TW261694B TW 261694 B TW261694 B TW 261694B TW 83103582 A TW83103582 A TW 83103582A TW 83103582 A TW83103582 A TW 83103582A TW 261694 B TW261694 B TW 261694B
- Authority
- TW
- Taiwan
- Prior art keywords
- substrate
- layer
- pad oxide
- nodules
- field oxide
- Prior art date
Links
Landscapes
- Element Separation (AREA)
- Local Oxidation Of Silicon (AREA)
Abstract
A stress free field oxide process of integrated circuit includes the following steps: (1) supplying one substrate; (2) forming one pad oxide on the substrate surface; (3) etching the specified area of pad oxide till the substrate bottom for forming opening to expose the substrate area on which field oxide will be formed; (4) with the pad oxide as mask etching the substrate to form one deep trench in the opening; (5) depositing one Si3N4 layer on the pad oxide surface and in the trench; (6) depositing one Al-Si alloy layer covering on the Si3N4 layer; (7) etching off the Al-Si alloy layer, thereby forming multiple silicon nodules on the Si3N4 layer surface; (8) oxidizing the silicon nodules to form multiple SiO2 nodules; (9) with the SiO2 nodules as mask etching the Si3N4 layer and the substrate part uncovered by the pad oxide, used for forming multiple Si pillars in the opening of the substrate; (10) through those Si pillar gaps implanting selectively ion into the substrate to form channel stop layer; (11) oxidizing those Si pillars into SiO2 in which the increased volume by oxidization compensates those Si pillar gaps and the trench depth, constituting one flat field oxide area; (12) removing those SiO2 nodules, the Si3N4 layer and the pad oxide layer to complete stress free field oxide area of the integrated circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW83103582A TW261694B (en) | 1994-04-22 | 1994-04-22 | Stress free field oxide process of integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW83103582A TW261694B (en) | 1994-04-22 | 1994-04-22 | Stress free field oxide process of integrated circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
TW261694B true TW261694B (en) | 1995-11-01 |
Family
ID=51401950
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW83103582A TW261694B (en) | 1994-04-22 | 1994-04-22 | Stress free field oxide process of integrated circuit |
Country Status (1)
Country | Link |
---|---|
TW (1) | TW261694B (en) |
-
1994
- 1994-04-22 TW TW83103582A patent/TW261694B/en active
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2003044833A3 (en) | Method for limiting divot formation in post shallow trench isolation processes | |
EP0905756A3 (en) | Planarization of a non-conformal device layer in semiconductor fabrication | |
TW327700B (en) | The method for using rough oxide mask to form isolating field oxide | |
GB1517242A (en) | Integrated circuits | |
TW261694B (en) | Stress free field oxide process of integrated circuit | |
TW429514B (en) | Planarization method for polysilicon layer deposited on the trench | |
JPS6480024A (en) | Semiconductor device and manufacture thereof | |
JPS6457717A (en) | Manufacture of semiconductor device | |
TW339470B (en) | The manufacturing method for spacer | |
JPS6453559A (en) | Manufacture of semiconductor device | |
TW260823B (en) | Process of integrated circuit device isolation | |
JPS6428962A (en) | Semiconductor device and manufacture thereof | |
TW245820B (en) | Process for IC field oxide | |
TW233372B (en) | Process for field oxide of integrated circuit | |
JPS5635458A (en) | Manufacture of integrated circuit device | |
JPS55162270A (en) | Semiconductor device | |
JPS6421940A (en) | Manufacture of semiconductor device | |
EP0547908A3 (en) | Method of forming an improved poly-buffered locos process | |
JPS57177525A (en) | Etching method for silicon oxide | |
TW245821B (en) | Process for erasing device isolation stress of IC | |
TW256945B (en) | Process of device isolation | |
JPS57106076A (en) | Manufacture of semiconductor integrated circuit device | |
EP0276571A3 (en) | Method of manufacturing a semiconductive device comprising a buried region | |
JPS57177563A (en) | Junction type filed effect transistor and manufacture thereof | |
TW430931B (en) | An improved method to form shallow trench isolation structures |