TW201714443A - 多道分數ｎ（ｎ！）及其他多線通信系統 - Google Patents

多道分數ｎ（ｎ！）及其他多線通信系統 Download PDF

Info

Publication number
TW201714443A
TW201714443A TW105129387A TW105129387A TW201714443A TW 201714443 A TW201714443 A TW 201714443A TW 105129387 A TW105129387 A TW 105129387A TW 105129387 A TW105129387 A TW 105129387A TW 201714443 A TW201714443 A TW 201714443A
Authority
TW
Taiwan
Prior art keywords
symbols
sequence
line
clock
symbol
Prior art date
Application number
TW105129387A
Other languages
English (en)
Chinese (zh)
Inventor
仙石祥一郎
Original Assignee
高通公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US14/875,592 external-priority patent/US9735948B2/en
Application filed by 高通公司 filed Critical 高通公司
Publication of TW201714443A publication Critical patent/TW201714443A/zh

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0008—Synchronisation information channels, e.g. clock distribution lines
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4291—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a clocked protocol
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
TW105129387A 2015-10-05 2016-09-09 多道分數ｎ（ｎ！）及其他多線通信系統 TW201714443A (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US14/875,592 US9735948B2 (en) 2013-10-03 2015-10-05 Multi-lane N-factorial (N!) and other multi-wire communication systems

Publications (1)

Publication Number Publication Date
TW201714443A true TW201714443A (zh) 2017-04-16

Family

ID=56997556

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105129387A TW201714443A (zh) 2015-10-05 2016-09-09 多道分數ｎ（ｎ！）及其他多線通信系統

Country Status (8)

Country Link
EP (1) EP3360278A1 (enExample)
JP (1) JP2018534847A (enExample)
KR (1) KR102520096B1 (enExample)
CN (1) CN108141346A (enExample)
AU (1) AU2016335548A1 (enExample)
BR (1) BR112018006874A2 (enExample)
TW (1) TW201714443A (enExample)
WO (1) WO2017062132A1 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI778603B (zh) 2020-04-30 2022-09-21 台灣積體電路製造股份有限公司 積體電路及其製造方法
US11437998B2 (en) 2020-04-30 2022-09-06 Taiwan Semiconductor Manufacturing Company, Ltd. Integrated circuit including back side conductive lines for clock signals

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05227173A (ja) * 1992-02-10 1993-09-03 Oki Electric Ind Co Ltd 多重処理方式
US9711041B2 (en) * 2012-03-16 2017-07-18 Qualcomm Incorporated N-phase polarity data transfer
US9030976B2 (en) * 2008-03-27 2015-05-12 Silicon Image, Inc. Bi-directional digital interface for video and audio (DIVA)
JP2013110554A (ja) * 2011-11-21 2013-06-06 Panasonic Corp 送信装置、受信装置及びシリアル伝送システム
US8996740B2 (en) * 2012-06-29 2015-03-31 Qualcomm Incorporated N-phase polarity output pin mode multiplexer
EP2914033B1 (en) * 2012-10-26 2020-01-15 Hitachi Kokusai Electric Inc. Multichannel wireless communication system, base station, and method for using channel
US9337997B2 (en) * 2013-03-07 2016-05-10 Qualcomm Incorporated Transcoding method for multi-wire signaling that embeds clock information in transition of signal state
US9582457B2 (en) * 2013-06-12 2017-02-28 Qualcomm Incorporated Camera control interface extension bus
US9755818B2 (en) * 2013-10-03 2017-09-05 Qualcomm Incorporated Method to enhance MIPI D-PHY link rate with minimal PHY changes and no protocol changes
US20150220472A1 (en) * 2014-02-05 2015-08-06 Qualcomm Incorporated Increasing throughput on multi-wire and multi-lane interfaces
KR101688377B1 (ko) * 2014-03-06 2017-01-02 퀄컴 인코포레이티드 다중 와이어 데이터 신호들에 대한 클록 복원 회로

Also Published As

Publication number Publication date
EP3360278A1 (en) 2018-08-15
KR102520096B1 (ko) 2023-04-07
KR20180066065A (ko) 2018-06-18
CN108141346A (zh) 2018-06-08
AU2016335548A1 (en) 2018-04-12
JP2018534847A (ja) 2018-11-22
WO2017062132A1 (en) 2017-04-13
BR112018006874A2 (pt) 2018-10-16

Similar Documents

Publication Publication Date Title
US9735948B2 (en) Multi-lane N-factorial (N!) and other multi-wire communication systems
US9118457B2 (en) Multi-wire single-ended push-pull link with data symbol transition based clocking
US9673961B2 (en) Multi-lane N-factorial (N!) and other multi-wire communication systems
US9998300B2 (en) N-phase phase and polarity encoded serial interface
KR101661089B1 (ko) N 계승 듀얼 데이터 레이트 클록 및 데이터 복구
US9313058B2 (en) Compact and fast N-factorial single data rate clock and data recovery circuits
US20150220472A1 (en) Increasing throughput on multi-wire and multi-lane interfaces
US20190149314A1 (en) Clock and data recovery for pulse based multi-wire link
EP3114792B1 (en) Clock recovery circuit for multiple wire data signals
US9319178B2 (en) Method for using error correction codes with N factorial or CCI extension
US9490964B2 (en) Symbol transition clocking clock and data recovery to suppress excess clock caused by symbol glitch during stable symbol period
TW201714443A (zh) 多道分數ｎ（ｎ！）及其他多線通信系統