TW201704831A - 薄膜電晶體結構 - Google Patents
薄膜電晶體結構 Download PDFInfo
- Publication number
- TW201704831A TW201704831A TW104124874A TW104124874A TW201704831A TW 201704831 A TW201704831 A TW 201704831A TW 104124874 A TW104124874 A TW 104124874A TW 104124874 A TW104124874 A TW 104124874A TW 201704831 A TW201704831 A TW 201704831A
- Authority
- TW
- Taiwan
- Prior art keywords
- metal layer
- film transistor
- thin film
- layer
- width
- Prior art date
Links
- 239000010409 thin film Substances 0.000 title claims description 46
- 239000002184 metal Substances 0.000 claims abstract description 97
- 229910052751 metal Inorganic materials 0.000 claims abstract description 97
- 239000004065 semiconductor Substances 0.000 claims abstract description 30
- 239000000758 substrate Substances 0.000 claims abstract description 15
- 125000006850 spacer group Chemical group 0.000 claims description 25
- 238000000151 deposition Methods 0.000 abstract 1
- 229910052732 germanium Inorganic materials 0.000 description 8
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 239000000463 material Substances 0.000 description 4
- 239000013078 crystal Substances 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000001965 increasing effect Effects 0.000 description 2
- 239000004973 liquid crystal related substance Substances 0.000 description 2
- 238000005457 optimization Methods 0.000 description 2
- 239000010408 film Substances 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 150000002736 metal compounds Chemical class 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 235000015096 spirit Nutrition 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78645—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate
- H01L29/78648—Thin film transistors, i.e. transistors with a channel being at least partly a thin film with multiple gate arranged on opposing sides of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42384—Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4908—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET for thin film semiconductor, e.g. gate of TFT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78663—Amorphous silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/7866—Non-monocrystalline silicon transistors
- H01L29/78672—Polycrystalline or microcrystalline silicon transistor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Thin Film Transistor (AREA)
Abstract
本發明為一薄膜電晶體結構,其包含一基板、一第一金屬層、一第一緩衝層、一半導體層、一第二金屬層、一第二緩衝層以及一第三金屬層,該第二金屬層包含一間隔區,該半導體層包含一通道區,而本發明藉由該第一金屬層以及第三金屬層產生雙閘極,藉由雙閘極結構夾合通道區,進而提升薄膜電晶體之開電流,達到元件驅動效率提升之功效。
Description
本發明係有關於一種薄膜電晶體結構,尤指具有雙閘極之薄膜電晶體結構。
平面顯示器產業中,薄膜電晶體液晶顯示器(TFTL-LCD) 為當今炙手可熱之產品,而在平面顯示器產品之中由於會大量應用薄膜電晶體,因此薄膜電晶體的品質優劣(如電流導通性等),幾乎對液晶顯示器整體品質具有密不可分的關連。
當薄膜電晶體導通時電子會自源極擴散至汲極。在薄膜電晶體中,依據半導體層材料之不同可再細分為多晶矽薄膜電晶體以及非晶矽薄膜電晶體,多晶矽薄膜電晶體具有較高的載子遷移率之優點但同時也伴隨著具有較大漏電流之缺點,而非晶矽薄膜電晶體的載子遷移率相較於多晶矽薄膜電晶體低,此因素造成非晶矽半導體層具有較高電阻率,進而限制了元件電流的導通性,故非晶矽薄膜電晶體的開電流也會間接造成驅動效率較不理想。
有鑑於此,對於現今薄膜電晶體之創新上,如何研發一種新穎的高驅動效率之薄膜電晶體,以改善上述所帶來的不便,實乃相關產業與企業公司們眼下不容忽視之一重要課題。
本發明之一主要目的,在於提供一種薄膜電晶體結構,其藉由設置一第三金屬層而達到提升薄膜電晶體之驅動特性。
本發明之一次要目的,在於提供一種薄膜電晶體結構,藉由設置一第三金屬層而達到優化電路佈局之功效。
為達上述之目的及功效,本發明提出一種薄膜電晶體結構,其包含一基板、一第一金屬層、一第一緩衝層、一半導體層、一第二金屬層、一第二緩衝層以及一第三金屬層,第一金屬層設於基板之上,第一緩衝層覆蓋基板及第一金屬層,半導體層設於第一緩衝層之上,第二金屬層設於半導體層之上並具有一間隔區,第二緩衝層覆蓋第二金屬層及半導體層,第三金屬層設於緩衝層之上,藉由半導體層上下方之該第一金屬層與該第三金屬層產生雙閘極,進而使開電流提升達到薄膜電晶體之驅動效率提升及電路佈局得以優化等功效。
1‧‧‧薄膜電晶體結構
11‧‧‧基板
12‧‧‧第一金屬層
13‧‧‧第一緩衝層
14‧‧‧半導體層
141‧‧‧通道區
15‧‧‧第二金屬層
151‧‧‧間隔區
16‧‧‧第二緩衝層
17‧‧‧第三金屬層
171‧‧‧凹槽
11‧‧‧基板
12‧‧‧第一金屬層
13‧‧‧第一緩衝層
14‧‧‧半導體層
141‧‧‧通道區
15‧‧‧第二金屬層
151‧‧‧間隔區
16‧‧‧第二緩衝層
17‧‧‧第三金屬層
171‧‧‧凹槽
第一A圖:其係為本發明之第一實施例之結構示意圖;
第一B圖:其係為本發明之第一實施例之俯視圖;
第二A-二F圖:其係為本發明之第一實施例之製作流程示意圖;
第三A圖:其係為本發明之第二實施例之結構示意圖;
第三B圖:其係為本發明之第二實施例之俯視圖;
第四A圖:其係為本發明之第三實施例之結構示意圖;以及
第四B圖:其係為本發明之第三實施例之俯視圖。
茲為使 貴審查委員對本發明之特徵及所達成之功效有更進一步之瞭解與認識,謹佐以之實施例及配合圖式之說明,說明如後:
本發明之特色之一在於:鑑於薄膜電晶體之結構對電晶體的驅動效能以及電路佈局小型化等需求日益增加,故,本發明提出一種薄膜電晶體的結構,以增加開電流進而達到提升驅動效能以及優化電路佈局面積等功效。
首先請參閱第一A圖,其係為本發明之第一實施例之結構示意圖。如圖所示,其係在於說明本實施例之元件及其連接關係,本實施例為一種薄膜電晶體結構1,其包含一基板11、一第一金屬層12、一第一緩衝層13、一半導體層14、一第二金屬層15、一第二緩衝層16與一第三金屬層17,除此之外,於本實施例中該半導體層14具有一通道區141,於該第二金屬層具有一間隔區151以及於該第二緩衝層16之上方具有至少一凹槽171。
參閱第一B圖,其係為本發明之第一實施例之俯視圖;其係在於說明本實施例第二金屬層15以及第三金屬層17之相對關係,以俯視圖視角來看該第二金屬層15具有複數個部分,其分別作為薄膜電晶體之源極及汲極所用,而圖中虛框所涵蓋之範圍為該第三金屬層17對應該第二金屬層15之該間隔區151所設置之位置,由圖可知,本實施例中該第三金屬層17是完全覆蓋該間隔區151。
再參閱第二A圖至第二F圖,其係為本發明之第一實施例之製作流程示意圖。如圖所示,其係在於說明本實施例之薄膜電晶體中各元件間之連接關係,請參閱第二A圖至第二F圖,其係為本發明之第一實施例之製作流程示意圖;如第二A圖所示,該第一金屬層12設於該基板11之上,該第一金屬層12係作為薄膜電晶體之一閘極;如第二B圖所示,該第一緩衝層13覆蓋該基板11及該第一金屬層12;如第二C圖所示,該半導體層14設於該第一緩衝層13之上,該半導體層14可為非晶矽半導體材料,惟實際應用上並不限於此,亦可採用其他半導體材料,如多晶矽等;如第二D圖所示,該第二金屬層15設於該半導體層14之上,並具有一間隔區151,並藉由該間隔區151將該第二金屬層15區隔為兩部分,以分別作為薄膜電晶體之源極及汲極所用,而當施加適當電壓於薄膜電晶體時該半導體層14會有電子在進行傳遞,進而電性連接該間隔區151相異兩端之該第二金屬層15;如第二E圖所示,該第二緩衝層16覆蓋該第二金屬層15以及該半導體層14;以及,如第二F圖所示,該第三金屬層17設於該第二緩衝層16之上,且該第三金屬層17之寬度大於該間隔區151之寬度,該第三金屬層17之材料可為金屬元素、金屬化合物或者是金屬氧化物,可用以作為薄膜電晶體之另一閘極。
承上所述,於本實施例中該第一金屬層12寬度近似該間隔區151之寬度,此近似包含該第一金屬層12之寬度大於、等於以及小於該間隔區151之寬度,而最佳實施態樣係為該第一金屬層12寬度大於該間隔區151之寬度可具有較佳之結構特性。此外,復參閱第二F圖,於本實施例中該通道區141之寬度亦可依據設計需求,大於、等於或小於該第三金屬層17之寬度,以調整薄膜電晶體之結構特性。
承上,本實施例為一薄膜電晶體結構1,其係利用該三金屬層17來做為有別於該第一金屬層12之另一閘極,該半導體層14與各別上、下方作為閘極所用之第一金屬層12以及第二金屬層15互相感應,而透過該第一金屬層以及第三金屬層產生雙閘極結構,並藉此雙閘極結構夾合通道區,進而有效地提升元件的開關速度與開電流(open-current),達到具有提升開電流並改善整體薄膜電晶體結構1之放電速度以提升驅動效能。
請參閱第三A圖,其係為本發明之第二實施例之結構示意圖。如圖所示,其係在於說明本實施例之元件及其連接關係,本實施例與前一實施例之差異在於,該第三金屬層17之寬度等於該間隔區151之寬度,惟本實施例中之細部元件及其連接關係相同於前一實施例,故不再贅述。
參閱第三B圖,其係為本發明之第二實施例之俯視圖;其係在於說明本實施例第二金屬層15以及第三金屬層17之相對關係,以俯視圖視角來看該第二金屬層15具有複數個部分,其分別作為薄膜電晶體之源極及汲極所用,而圖中虛框所涵蓋之範圍為該第三金屬層17對應該第二金屬層15之該間隔區151所設置之位置,由圖可知,本實施例中該第三金屬層17之寬度是大於該間隔區151之寬度。復參閱第三A圖,本發明中所述之該通道區141之寬度進一步而言係指電子離子由該第二金屬層15之任一端流向相對之另一端時之距離,換言之,由於該通道區141必須與該第二金屬層15之兩端直接連接,故可推知該通道區141之寬度將為該間隔區151之寬度再加上該第二金屬層15之兩端部分寬度,故該通道區141會稍大於該間隔區151之寬度。基於上述,由第三B圖中可知,本實施例與前一實施例所含有之另一差異在於,該第三金屬層17係對應該通道區141覆蓋於該第二緩衝層16之上。
請參閱第四A圖,其係為本發明之第三實施例之結構示意圖。如圖所示,其係在於說明本實施例之元件及其連接關係,本實施例與前些實施例之差異在於,該第三金屬層17之寬度小於該間隔區151之寬度,惟本實施例中之細部元件及其連接關係相同於前些實施例,故不再贅述。
參閱第四B圖,其係為本發明之第三實施例之俯視圖;其係在於說明本實施例第二金屬層15以及第三金屬層17之相對關係,以俯視圖視角來看該第二金屬層15具有複數個部分,其分別作為薄膜電晶體之源極及汲極所用,而圖中虛框所涵蓋之範圍為該第三金屬層17對應該第二金屬層15之該間隔區151所設置之位置,由圖可知,本實施例與前些實施例之另一差異在於,該第三金屬層17是對應設置於該通道區141或該間隔區151之寬度範圍內。
綜上所述,本發明為一薄膜電晶體結構,其包含一基板、一第一金屬層、一第一緩衝層、一半導體層、一第二金屬層、一第二緩衝層以及一第三金屬層,該第一金屬層設於該基板之上,該第一緩衝層覆蓋該基板及該第一金屬層,該半導體層設於該第一緩衝層之上,該第二金屬層設於該半導體層之上,並具有一間隔區,該第二緩衝層覆蓋該第二金屬層及該半導體層,該第三金屬層設於該第二緩衝層之上,本發明透過所設置之第一金屬層與第三金屬層可各自對該半導體層產生感應形成雙閘極,進而改善薄膜電晶體元件之驅動能力並同時優化電路佈局。
故本發明確實為一具有新穎性、進步性及可供產業上利用之發明,應符合我國專利法專利申請之要件無疑,爰依法提出發明專利申請,祈 鈞局早日賜准專利,至 為德感。
惟以上所述者,僅為本發明之實施例而已,並非用來限定本發明實施之範圍,故舉凡依本發明申請專利範圍所述之形狀、構造、特徵及精神所為之均等變化與修飾,均應包括於本發明之申請專利範圍內。
1‧‧‧薄膜電晶體結構
11‧‧‧基板
12‧‧‧第一金屬層
13‧‧‧第一緩衝層
14‧‧‧半導體層
141‧‧‧通道區
15‧‧‧第二金屬層
151‧‧‧間隔區
16‧‧‧第二緩衝層
17‧‧‧第三金屬層
171‧‧‧凹槽
Claims (10)
- 一種薄膜電晶體結構,其包含:
一基板,
一第一金屬層,設於該基板之上;
一第一緩衝層,覆蓋該基板及該第一金屬層;
一半導體層,設於該第一緩衝層之上;
一第二金屬層,設於該半導體層之上,並具有一間隔區;
一第二緩衝層,覆蓋該第二金屬層;以及
一第三金屬層,設於該第二緩衝層之上。 - 如申請專利範圍1所述之薄膜電晶體結構,其中該第一金屬層之寬度大於該間隔區之寬度。
- 如申請專利範圍1所述之薄膜電晶體結構,其中該第二緩衝層上方具有至少一凹槽,該第三金屬層設於該凹槽內。
- 如申請專利範圍1所述之薄膜電晶體結構,其中該第三金屬層之寬度大於該間隔區之寬度。
- 如申請專利範圍1所述之薄膜電晶體結構,其中該第三金屬層之寬度等於該間隔區之寬度。
- 如申請專利範圍1所述之薄膜電晶體結構,其中該第三金屬層之寬度小於該間隔區之寬度。
- 如申請專利範圍1所述之薄膜電晶體結構,其中該半導體層中具有一通道區。
- 如申請專利範圍1所述之薄膜電晶體結構,其中該通道區之寬度小於該第三金屬層之寬度。
- 如申請專利範圍1所述之薄膜電晶體結構,其中該通道區之寬度等於該第三金屬層之寬度。
- 如申請專利範圍1所述之薄膜電晶體結構,其中該通道區之寬度大於該第三金屬層之寬度。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW104124874A TW201704831A (zh) | 2015-07-31 | 2015-07-31 | 薄膜電晶體結構 |
CN201510477137.0A CN106409916A (zh) | 2015-07-31 | 2015-08-06 | 薄膜晶体管结构 |
US14/932,215 US20170033236A1 (en) | 2015-07-31 | 2015-11-04 | Thin-film transistor structure |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TW104124874A TW201704831A (zh) | 2015-07-31 | 2015-07-31 | 薄膜電晶體結構 |
Publications (1)
Publication Number | Publication Date |
---|---|
TW201704831A true TW201704831A (zh) | 2017-02-01 |
Family
ID=57886130
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW104124874A TW201704831A (zh) | 2015-07-31 | 2015-07-31 | 薄膜電晶體結構 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20170033236A1 (zh) |
CN (1) | CN106409916A (zh) |
TW (1) | TW201704831A (zh) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20170207642A1 (en) * | 2016-01-15 | 2017-07-20 | Renesas Electronics America Inc. | E-fuse/switch by back end of line (beol) process |
CN107946189B (zh) * | 2017-11-22 | 2020-07-31 | 深圳市华星光电半导体显示技术有限公司 | 一种薄膜晶体管及其制备方法 |
US10777662B2 (en) | 2017-11-22 | 2020-09-15 | Shenzhen China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Thin film transistor and manufacturing method thereof |
CN108163840B (zh) * | 2017-12-27 | 2020-02-07 | 深圳市华星光电半导体显示技术有限公司 | 碳纳米管提纯方法、薄膜晶体管及制备方法 |
CN109560141B (zh) * | 2018-12-13 | 2020-09-25 | 合肥鑫晟光电科技有限公司 | 薄膜晶体管、发光装置及其制造方法 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007200936A (ja) * | 2006-01-23 | 2007-08-09 | Nec Corp | 薄膜トランジスタ及びその製造方法並びに液晶表示装置 |
TWI295855B (en) * | 2006-03-03 | 2008-04-11 | Ind Tech Res Inst | Double gate thin-film transistor and method for forming the same |
TWI316760B (en) * | 2006-05-03 | 2009-11-01 | Ind Tech Res Inst | Circuit structure with doubl-gate organic thin film transistors and application thereof |
JP5931573B2 (ja) * | 2011-05-13 | 2016-06-08 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
CA2845768A1 (en) * | 2011-06-24 | 2012-12-27 | Sharp Kabushiki Kaisha | Display device and method for manufacturing same |
-
2015
- 2015-07-31 TW TW104124874A patent/TW201704831A/zh unknown
- 2015-08-06 CN CN201510477137.0A patent/CN106409916A/zh active Pending
- 2015-11-04 US US14/932,215 patent/US20170033236A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
CN106409916A (zh) | 2017-02-15 |
US20170033236A1 (en) | 2017-02-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW201704831A (zh) | 薄膜電晶體結構 | |
JP2021082821A5 (zh) | ||
CN109309100B (zh) | 薄膜晶体管、栅极驱动电路和显示面板 | |
TWI551926B (zh) | 畫素結構 | |
JP2010123939A5 (zh) | ||
US20150055041A1 (en) | Display panel and encapsulation method thereof, and liquid crystal display device | |
WO2018209736A1 (zh) | 薄膜晶体管及其制作方法 | |
TW201621431A (zh) | 顯示面板 | |
JP2018049919A5 (ja) | 半導体装置 | |
WO2018000810A1 (zh) | 薄膜晶体管及显示装置 | |
WO2013044783A1 (zh) | 阵列基板及其制备方法和显示装置 | |
JP2019070744A (ja) | 液晶表示装置 | |
TW201904054A (zh) | 半導體元件 | |
US9923067B2 (en) | Thin-film transistor and method for fabricating the same, array substrate and method for fabricating the same, and display device | |
WO2017201791A1 (zh) | Tft基板的制作方法及tft基板 | |
US20160380114A1 (en) | Thin film transistor, array substrate and display device | |
TWI478344B (zh) | 電晶體與其製造方法 | |
TWI590423B (zh) | 顯示裝置 | |
KR20160137843A (ko) | 고신뢰성 금속 산화물 반도체 물질을 포함하는 박막 트랜지스터 기판 | |
CN105957812B (zh) | 场效应晶体管及其制造方法、阵列基板及其制造方法以及显示面板 | |
WO2014069260A1 (ja) | アクティブマトリクス基板および液晶表示装置 | |
TWI574422B (zh) | 薄膜電晶體基板、其製作方法及使用之液晶顯示面板 | |
JP2010109286A5 (zh) | ||
TW201320338A (zh) | 主動元件 | |
JP2014110323A (ja) | 表示装置 |