TW201701161A - 用於分離突發頻寬裁定之方法及裝置 - Google Patents

用於分離突發頻寬裁定之方法及裝置 Download PDF

Info

Publication number
TW201701161A
TW201701161A TW105117243A TW105117243A TW201701161A TW 201701161 A TW201701161 A TW 201701161A TW 105117243 A TW105117243 A TW 105117243A TW 105117243 A TW105117243 A TW 105117243A TW 201701161 A TW201701161 A TW 201701161A
Authority
TW
Taiwan
Prior art keywords
data
channel
embedded system
scheme
data transfer
Prior art date
Application number
TW105117243A
Other languages
English (en)
Chinese (zh)
Inventor
尚恩 史迪曼
永 雲永斯谷爾
伊登 賈可巴斯 艾爾伯特斯 凡
大衛 奧藤
那芬 拉傑
普拉山斯 蒲里帕卡
普拉山那 蘇拉坎提
Original Assignee
微晶片科技公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 微晶片科技公司 filed Critical 微晶片科技公司
Publication of TW201701161A publication Critical patent/TW201701161A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/30—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal with priority control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control
    • G06F13/37—Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control using a physical-position-dependent priority, e.g. daisy chain, round robin or token passing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F16/00—Information retrieval; Database structures therefor; File system structures therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Databases & Information Systems (AREA)
  • Bus Control (AREA)
TW105117243A 2015-06-01 2016-06-01 用於分離突發頻寬裁定之方法及裝置 TW201701161A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201562169354P 2015-06-01 2015-06-01
US15/169,352 US10318457B2 (en) 2015-06-01 2016-05-31 Method and apparatus for split burst bandwidth arbitration

Publications (1)

Publication Number Publication Date
TW201701161A true TW201701161A (zh) 2017-01-01

Family

ID=57397562

Family Applications (1)

Application Number Title Priority Date Filing Date
TW105117243A TW201701161A (zh) 2015-06-01 2016-06-01 用於分離突發頻寬裁定之方法及裝置

Country Status (7)

Country Link
US (1) US10318457B2 (enExample)
EP (1) EP3304327B1 (enExample)
JP (1) JP2018516406A (enExample)
KR (1) KR20180014689A (enExample)
CN (1) CN107667357B (enExample)
TW (1) TW201701161A (enExample)
WO (1) WO2016196549A1 (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106294233B (zh) * 2015-06-29 2019-05-03 华为技术有限公司 一种直接内存访问的传输控制方法及装置
US10838896B2 (en) 2018-10-15 2020-11-17 Texas Instruments Incorporated Split direct memory access (DMA)
CN110138553B (zh) * 2019-05-10 2022-08-19 郑州信大捷安信息技术股份有限公司 一种IPSec VPN网关数据包处理装置及方法
US20250291754A1 (en) * 2024-03-12 2025-09-18 Texas Instruments Incorporated Adaptive Burst Transfer for Direct Memory Access

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5371517A (en) * 1991-11-08 1994-12-06 Texas Instruments Incorporated Video interface palette, systems and method
US7752400B1 (en) 2000-12-14 2010-07-06 F5 Networks, Inc. Arbitration and crossbar device and method
JP5040050B2 (ja) * 2001-06-12 2012-10-03 富士通株式会社 複数チャネルｄｍａコントローラおよびプロセッサシステム
EP1899828B1 (en) * 2005-06-30 2009-11-25 Freescale Semiconductor, Inc. Device and method for arbitrating between direct memory access task requests
JP4470183B2 (ja) * 2006-08-28 2010-06-02 エルピーダメモリ株式会社 半導体記憶装置
CN101150486A (zh) * 2007-11-15 2008-03-26 曙光信息产业(北京)有限公司 一种零拷贝缓冲区队列网络数据接收的管理方法
US7877524B1 (en) * 2007-11-23 2011-01-25 Pmc-Sierra Us, Inc. Logical address direct memory access with multiple concurrent physical ports and internal switching
JP2010054989A (ja) * 2008-08-29 2010-03-11 Mitsubishi Electric Corp 階調制御方法および表示装置
US8812898B1 (en) * 2012-09-27 2014-08-19 Cadence Design Systems, Inc. System and method for transfer of data between memory with dynamic error recovery
US8880756B1 (en) 2013-07-01 2014-11-04 Atmel Corporation Direct memory access controller
CN104536921A (zh) * 2015-01-19 2015-04-22 浪潮电子信息产业股份有限公司 一种edma控制器分离式并行数据通道的设计方法

Also Published As

Publication number Publication date
KR20180014689A (ko) 2018-02-09
US10318457B2 (en) 2019-06-11
US20160350246A1 (en) 2016-12-01
EP3304327A1 (en) 2018-04-11
CN107667357B (zh) 2021-05-25
JP2018516406A (ja) 2018-06-21
CN107667357A (zh) 2018-02-06
EP3304327B1 (en) 2020-01-08
WO2016196549A1 (en) 2016-12-08

Similar Documents

Publication Publication Date Title
US20120042105A1 (en) Bus arbitration apparatus
CN101263465B (zh) 用于总线仲裁的方法和系统
CN1327370C (zh) 资源管理装置
US9626309B1 (en) Method and controller for requesting queue arbitration and coalescing memory access commands
WO2019152716A1 (en) End-to-end quality-of-service in a network-on-chip
JP2004531830A (ja) キャッシュメモリバーストサイクル中にバスアービトレーションを制御するためのシステム及び方法
TW201701161A (zh) 用於分離突發頻寬裁定之方法及裝置
WO2013140656A1 (ja) データ処理装置、半導体外観検査装置、およびデータ容量増加抑制方法
US7080174B1 (en) System and method for managing input/output requests using a fairness throttle
KR20130083910A (ko) 스트림 트랜잭션(들)에 관련된 정보에 기초한 스트림 트랜잭션들의 중재
US7054970B2 (en) Bus arbiter for integrated circuit systems
KR101832997B1 (ko) Usb 데이터 전달들을 관리하기 위한 시스템들 및 방법들
GB2437322A (en) System and method for bandwidth sharing in buses
CN107102822B (zh) 一种数据回写方法及装置
TWI539287B (zh) 動態學習之流量控制的方法和裝置
US9910812B2 (en) Initiating multiple data transactions on a system bus
US6889283B2 (en) Method and system to promote arbitration priority in a buffer queue
EP2588965B1 (en) Method, apparatus and system for maintaining transaction coherecy in a multiple data bus platform
KR100973419B1 (ko) 버스 중재 방법 및 장치
US8135878B1 (en) Method and apparatus for improving throughput on a common bus
JP6664495B2 (ja) 伝送装置、システム制御装置、列車伝送システムおよび伝送方法
KR100718082B1 (ko) 멀티포트 ｉ2ｃ 컨트롤러 및 그의 동작제어방법
TWI724608B (zh) 微控制器架構及架構內資料讀取方法
JP7381603B2 (ja) データ転送装置およびデータ転送方法
JP2001117860A (ja) メモリアクセス優先順位切替制御装置