TW201610707A - 用於多處理器核心裝置分配裝置引腳功能之裝置及方法 - Google Patents

用於多處理器核心裝置分配裝置引腳功能之裝置及方法 Download PDF

Info

Publication number
TW201610707A
TW201610707A TW104118382A TW104118382A TW201610707A TW 201610707 A TW201610707 A TW 201610707A TW 104118382 A TW104118382 A TW 104118382A TW 104118382 A TW104118382 A TW 104118382A TW 201610707 A TW201610707 A TW 201610707A
Authority
TW
Taiwan
Prior art keywords
pin
peripheral
processing core
memory
embedded device
Prior art date
Application number
TW104118382A
Other languages
English (en)
Chinese (zh)
Inventor
布萊恩 克里斯
Original Assignee
微晶片科技公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 微晶片科技公司 filed Critical 微晶片科技公司
Publication of TW201610707A publication Critical patent/TW201610707A/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/22—Means for limiting or controlling the pin/gate ratio
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G06F13/287—Multiplexed DMA
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microcomputers (AREA)
  • Multi Processors (AREA)
TW104118382A 2014-06-05 2015-06-05 用於多處理器核心裝置分配裝置引腳功能之裝置及方法 TW201610707A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201462008265P 2014-06-05 2014-06-05
US14/729,402 US9921988B2 (en) 2014-06-05 2015-06-03 Device and method to assign device pin functionality for multi-processor core devices

Publications (1)

Publication Number Publication Date
TW201610707A true TW201610707A (zh) 2016-03-16

Family

ID=53484154

Family Applications (1)

Application Number Title Priority Date Filing Date
TW104118382A TW201610707A (zh) 2014-06-05 2015-06-05 用於多處理器核心裝置分配裝置引腳功能之裝置及方法

Country Status (7)

Country Link
US (1) US9921988B2 (enExample)
EP (1) EP3152670B1 (enExample)
JP (1) JP2017517067A (enExample)
KR (1) KR20170013875A (enExample)
CN (1) CN106415524B (enExample)
TW (1) TW201610707A (enExample)
WO (1) WO2015188055A1 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9921982B2 (en) * 2014-06-05 2018-03-20 Microchip Technology Incorporated Device and method to assign device pin ownership for multi-processor core devices
CN106791152B (zh) * 2016-12-30 2019-08-27 Oppo广东移动通信有限公司 一种通信方法及移动终端
US10353815B2 (en) 2017-05-26 2019-07-16 Microsoft Technology Licensing, Llc Data security for multiple banks of memory
US10587575B2 (en) 2017-05-26 2020-03-10 Microsoft Technology Licensing, Llc Subsystem firewalls
US10346345B2 (en) 2017-05-26 2019-07-09 Microsoft Technology Licensing, Llc Core mapping
US11144487B1 (en) 2020-03-18 2021-10-12 Microsoft Technology Licensing, Llc Method to overload hardware pin for improved system management
US11755785B2 (en) 2020-08-03 2023-09-12 Nxp Usa, Inc. System and method of limiting access of processors to hardware resources
US11886370B2 (en) * 2022-05-13 2024-01-30 Advanced Micro Devices, Inc. Sharing package pins in a multi-chip module (MCM)

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6496880B1 (en) 1999-08-26 2002-12-17 Agere Systems Inc. Shared I/O ports for multi-core designs
JP2002032355A (ja) * 2000-07-17 2002-01-31 Fujitsu Ltd マイクロコンピュータ
US7199607B2 (en) * 2004-12-22 2007-04-03 Infineon Technologies Ag Pin multiplexing
CN100570591C (zh) * 2007-09-29 2009-12-16 中兴通讯股份有限公司 终端芯片管脚复用装置
US8269524B2 (en) * 2010-04-27 2012-09-18 Atmel Corporation General purpose input/output pin mapping
US9021284B2 (en) 2011-09-08 2015-04-28 Infineon Technologies Ag Standby operation with additional micro-controller
US9904646B2 (en) * 2011-09-27 2018-02-27 Microchip Technology Incorporated Virtual general purpose input/output for a microcontroller
CN103678226A (zh) * 2012-09-24 2014-03-26 炬力集成电路设计有限公司 一种芯片的通用输入输出gpio端口复用电路及方法
US9921982B2 (en) * 2014-06-05 2018-03-20 Microchip Technology Incorporated Device and method to assign device pin ownership for multi-processor core devices
US10102050B2 (en) * 2015-02-05 2018-10-16 Microchip Technology Incorporated System and method for generating cross-core breakpoints in a multi-core microcontroller
US10002103B2 (en) * 2015-03-13 2018-06-19 Microchip Technology Incorporated Low-pin microcontroller device with multiple independent microcontrollers
US10002102B2 (en) * 2015-03-13 2018-06-19 Microchip Technology Incorporated Low-pin microcontroller device with multiple independent microcontrollers

Also Published As

Publication number Publication date
US20150356039A1 (en) 2015-12-10
JP2017517067A (ja) 2017-06-22
US9921988B2 (en) 2018-03-20
CN106415524A (zh) 2017-02-15
EP3152670B1 (en) 2024-08-14
KR20170013875A (ko) 2017-02-07
WO2015188055A1 (en) 2015-12-10
EP3152670A1 (en) 2017-04-12
CN106415524B (zh) 2020-10-09

Similar Documents

Publication Publication Date Title
TW201610707A (zh) 用於多處理器核心裝置分配裝置引腳功能之裝置及方法
KR102759135B1 (ko) 집적 회로 패키지에 프로그램 가능 디바이스 및 처리 시스템의 통합
US11366940B2 (en) Secure-aware bus system
US10037301B2 (en) Circuits and methods for inter-processor communication
US10002103B2 (en) Low-pin microcontroller device with multiple independent microcontrollers
TWI803596B (zh) 電子設備、記憶體管理方法及非暫時性機器可讀媒體
JP2017517067A5 (enExample)
CN107430565B (zh) 具有多个独立微控制器的低接脚微控制器装置
CN102449612B (zh) 数据空间仲裁器
JP2016516228A (ja) システムオンチップ内のスレーブユニットへの、コントロール下でのアクセス方法および回路装置
EP3289442A1 (en) Central processing unit with enhanced instruction set
CN107690631A (zh) 事件生成单元
WO2019079083A2 (en) MULTI-CORE PROCESSOR DEVICE EQUIPPED WITH MBIST
TWI649654B (zh) 用於多處理器核心裝置分配裝置引腳所有權之裝置及方法
US20210240485A1 (en) Processors to configure subsystems while other processors are held in reset