TW201130087A - Semiconductor structures and methods for forming isolation between fin structures of FinFET devices - Google Patents
Semiconductor structures and methods for forming isolation between fin structures of FinFET devicesInfo
- Publication number
- TW201130087A TW201130087A TW099131581A TW99131581A TW201130087A TW 201130087 A TW201130087 A TW 201130087A TW 099131581 A TW099131581 A TW 099131581A TW 99131581 A TW99131581 A TW 99131581A TW 201130087 A TW201130087 A TW 201130087A
- Authority
- TW
- Taiwan
- Prior art keywords
- fin structures
- oxide layer
- structures
- fin
- methods
- Prior art date
Links
- 238000002955 isolation Methods 0.000 title abstract 6
- 238000000034 method Methods 0.000 title abstract 2
- 239000004065 semiconductor Substances 0.000 title abstract 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 2
- 229910052710 silicon Inorganic materials 0.000 abstract 2
- 239000010703 silicon Substances 0.000 abstract 2
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
- H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
- H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/562,849 US9257325B2 (en) | 2009-09-18 | 2009-09-18 | Semiconductor structures and methods for forming isolation between Fin structures of FinFET devices |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201130087A true TW201130087A (en) | 2011-09-01 |
TWI511234B TWI511234B (zh) | 2015-12-01 |
Family
ID=43755898
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW099131581A TWI511234B (zh) | 2009-09-18 | 2010-09-17 | 半導體結構及用於在鰭狀場效電晶體裝置之鰭狀結構間形成隔離的方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US9257325B2 (zh) |
CN (2) | CN105428304B (zh) |
TW (1) | TWI511234B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI703634B (zh) * | 2017-07-28 | 2020-09-01 | 大陸商北京北方華創微電子裝備有限公司 | 蝕刻方法和蝕刻系統 |
Families Citing this family (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20130020640A1 (en) * | 2011-07-18 | 2013-01-24 | Chen John Y | Semiconductor device structure insulated from a bulk silicon substrate and method of forming the same |
US8609480B2 (en) | 2011-12-21 | 2013-12-17 | Globalfoundries Inc. | Methods of forming isolation structures on FinFET semiconductor devices |
US8946027B2 (en) | 2012-02-07 | 2015-02-03 | International Business Machines Corporation | Replacement-gate FinFET structure and process |
CN103515230B (zh) | 2012-06-19 | 2016-04-20 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
US8658536B1 (en) * | 2012-09-05 | 2014-02-25 | Globalfoundries Inc. | Selective fin cut process |
CN103794497B (zh) * | 2012-10-29 | 2017-08-01 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件及其制备方法 |
CN103811342B (zh) * | 2012-11-09 | 2017-08-25 | 中国科学院微电子研究所 | 鳍结构及其制造方法 |
CN103811320B (zh) * | 2012-11-09 | 2017-08-11 | 中国科学院微电子研究所 | 半导体器件及其制造方法 |
US8697536B1 (en) | 2012-11-27 | 2014-04-15 | International Business Machines Corporation | Locally isolated protected bulk finfet semiconductor device |
KR101983633B1 (ko) | 2012-11-30 | 2019-05-29 | 삼성전자 주식회사 | 반도체 장치 및 그 제조 방법 |
US9023695B2 (en) * | 2013-03-14 | 2015-05-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of patterning features of a semiconductor device |
US9530654B2 (en) * | 2013-04-15 | 2016-12-27 | Globalfoundaries Inc. | FINFET fin height control |
US9087870B2 (en) | 2013-05-29 | 2015-07-21 | GlobalFoundries, Inc. | Integrated circuits including FINFET devices with shallow trench isolation that includes a thermal oxide layer and methods for making the same |
US9515184B2 (en) | 2013-09-12 | 2016-12-06 | Taiwan Semiconductor Manufacturing Company Limited | Semiconductor arrangement with multiple-height fins and substrate trenches |
TWI552232B (zh) * | 2013-11-25 | 2016-10-01 | Nat Applied Res Laboratories | The Method and Structure of Fin - type Field Effect Transistor |
WO2015099691A1 (en) | 2013-12-23 | 2015-07-02 | Intel Corporation | Advanced etching techniques for straight, tall and uniform fins across multiple fin pitch structures |
US9159794B2 (en) * | 2014-01-16 | 2015-10-13 | Globalfoundries Inc. | Method to form wrap-around contact for finFET |
US9385123B2 (en) | 2014-05-20 | 2016-07-05 | International Business Machines Corporation | STI region for small fin pitch in FinFET devices |
US9847333B2 (en) * | 2015-03-09 | 2017-12-19 | Globalfoundries Inc. | Reducing risk of punch-through in FinFET semiconductor structure |
KR102352155B1 (ko) | 2015-04-02 | 2022-01-17 | 삼성전자주식회사 | 반도체 소자 및 그 제조방법 |
US10622457B2 (en) | 2015-10-09 | 2020-04-14 | International Business Machines Corporation | Forming replacement low-K spacer in tight pitch fin field effect transistors |
US9412616B1 (en) * | 2015-11-16 | 2016-08-09 | Globalfoundries Inc. | Methods of forming single and double diffusion breaks on integrated circuit products comprised of FinFET devices and the resulting products |
US9559192B1 (en) | 2015-11-18 | 2017-01-31 | Samsung Electronics Co., Ltd. | Method of fabricating semiconductor device |
US9679763B1 (en) | 2015-11-20 | 2017-06-13 | International Business Machines Corporation | Silicon-on-insulator fin field-effect transistor device formed on a bulk substrate |
US9537011B1 (en) | 2015-12-14 | 2017-01-03 | International Business Machines Corporation | Partially dielectric isolated fin-shaped field effect transistor (FinFET) |
EP3182461B1 (en) * | 2015-12-16 | 2022-08-03 | IMEC vzw | Method for fabricating finfet technology with locally higher fin-to-fin pitch |
US9716042B1 (en) | 2015-12-30 | 2017-07-25 | International Business Machines Corporation | Fin field-effect transistor (FinFET) with reduced parasitic capacitance |
CN107346759B (zh) * | 2016-05-06 | 2020-03-10 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其制造方法 |
US20180166402A1 (en) * | 2016-12-09 | 2018-06-14 | Globalfoundries Inc. | Integrated efuse |
KR102221220B1 (ko) * | 2017-05-24 | 2021-03-03 | 삼성전자주식회사 | 반도체 장치 |
US10068810B1 (en) * | 2017-09-07 | 2018-09-04 | Globalfoundries Inc. | Multiple Fin heights with dielectric isolation |
US10680109B2 (en) * | 2017-09-28 | 2020-06-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | CMOS semiconductor device having fins and method of fabricating the same |
CN110085555B (zh) * | 2018-01-25 | 2021-02-02 | 中芯国际集成电路制造(上海)有限公司 | 半导体结构及其形成方法 |
DE102018110240A1 (de) * | 2018-04-27 | 2019-10-31 | Infineon Technologies Ag | Halbleitervorrichtung und Herstellung |
US10957781B2 (en) * | 2018-07-31 | 2021-03-23 | International Business Machines Corporation | Uniform horizontal spacer |
US10930734B2 (en) | 2018-10-30 | 2021-02-23 | International Business Machines Corporation | Nanosheet FET bottom isolation |
DE102019218727A1 (de) * | 2019-12-03 | 2021-06-10 | Robert Bosch Gmbh | Vorrichtung und verfahren zum bearbeiten mindestens eines halbleiter-substrates |
FR3113770A1 (fr) * | 2020-08-31 | 2022-03-04 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Procédé de fabrication de composants micro-électroniques |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE19705352A1 (de) * | 1997-02-12 | 1998-08-20 | Siemens Ag | Herstellverfahren für eine erhabene Kondensatorelektrode |
US6541382B1 (en) * | 2000-04-17 | 2003-04-01 | Taiwan Semiconductor Manufacturing Company | Lining and corner rounding method for shallow trench isolation |
US6413802B1 (en) * | 2000-10-23 | 2002-07-02 | The Regents Of The University Of California | Finfet transistor structures having a double gate channel extending vertically from a substrate and methods of manufacture |
US6689650B2 (en) * | 2001-09-27 | 2004-02-10 | International Business Machines Corporation | Fin field effect transistor with self-aligned gate |
US6812153B2 (en) * | 2002-04-30 | 2004-11-02 | Applied Materials Inc. | Method for high aspect ratio HDP CVD gapfill |
US6642090B1 (en) * | 2002-06-03 | 2003-11-04 | International Business Machines Corporation | Fin FET devices from bulk semiconductor and method for forming |
TW559947B (en) | 2002-09-17 | 2003-11-01 | Mosel Vitelic Inc | Method of forming bottom oxide in trench |
US6885055B2 (en) | 2003-02-04 | 2005-04-26 | Lee Jong-Ho | Double-gate FinFET device and fabricating method thereof |
US8115252B2 (en) * | 2005-05-12 | 2012-02-14 | M-Mos Sdn.Bhd | Elimination of gate oxide weak spot in deep trench |
US20070063277A1 (en) * | 2005-09-22 | 2007-03-22 | International Business Machines Corporation | Multiple low and high k gate oxides on single gate for lower miller capacitance and improved drive current |
US20080048186A1 (en) | 2006-03-30 | 2008-02-28 | International Business Machines Corporation | Design Structures Incorporating Semiconductor Device Structures with Self-Aligned Doped Regions |
US7700470B2 (en) * | 2006-09-22 | 2010-04-20 | Intel Corporation | Selective anisotropic wet etching of workfunction metal for semiconductor devices |
US7485520B2 (en) * | 2007-07-05 | 2009-02-03 | International Business Machines Corporation | Method of manufacturing a body-contacted finfet |
JP2010050133A (ja) * | 2008-08-19 | 2010-03-04 | Elpida Memory Inc | 半導体装置及び半導体装置の製造方法 |
-
2009
- 2009-09-18 US US12/562,849 patent/US9257325B2/en active Active
-
2010
- 2010-09-17 TW TW099131581A patent/TWI511234B/zh active
- 2010-09-19 CN CN201510761226.8A patent/CN105428304B/zh not_active Expired - Fee Related
- 2010-09-19 CN CN2010102883190A patent/CN102024743A/zh active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI703634B (zh) * | 2017-07-28 | 2020-09-01 | 大陸商北京北方華創微電子裝備有限公司 | 蝕刻方法和蝕刻系統 |
Also Published As
Publication number | Publication date |
---|---|
CN105428304B (zh) | 2020-12-29 |
CN105428304A (zh) | 2016-03-23 |
US9257325B2 (en) | 2016-02-09 |
TWI511234B (zh) | 2015-12-01 |
CN102024743A (zh) | 2011-04-20 |
US20110068431A1 (en) | 2011-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW201130087A (en) | Semiconductor structures and methods for forming isolation between fin structures of FinFET devices | |
JP2010147477A5 (zh) | ||
TW200711036A (en) | Isolation for semiconductor devices | |
WO2009108311A3 (en) | Isolated transistors and diodes and isolation and termination structures for semiconductor die | |
EP2218095A4 (en) | METHOD FOR THERMALIZING GROOVES IN THE SILICON OF A SEMICONDUCTOR SUBSTRATE, METHOD FOR FORMING RACING INSOLATIONS IN THE SILICON OF A SEMICONDUCTOR SUBSTRATE, AND METHOD FOR FORMING MULTIPLE DIODES | |
GB2497259B (en) | Butted SOI junction isolation structures and devices and method of fabrication | |
WO2011050207A3 (en) | Split gate semiconductor device with curved gate oxide profile | |
TW200713492A (en) | Method for fabricating semiconductor device having taper type trench | |
GB2522589A (en) | Method and structure for forming a localized SOI finFET | |
WO2007140288A3 (en) | Formation of improved soi substrates using bulk semiconductor wafers | |
WO2009102499A3 (en) | Isolated cmos and bipolar transistors, isolation structures therefor and methods of fabricating the same | |
TW200501274A (en) | Silicon-on-nothing fabrication process | |
GB2498675A (en) | Semiconductor structure and methods of manufacture | |
TW200725745A (en) | Method for forming semiconductor device having fin structure | |
WO2014004012A3 (en) | High voltage three-dimensional devices having dielectric liners | |
TW200731528A (en) | Semiconductor device and method of fabricating the same | |
TW200735264A (en) | Semiconductor processing methods, and semiconductor constructions | |
TW200633127A (en) | A novel process to improve programming of memory cells | |
JP2016536781A5 (zh) | ||
TW200723417A (en) | Semiconductor package structure and method for separating package of wafer level package | |
WO2014138116A3 (en) | Method of forming finfet having fins of different height | |
CN104517848A (zh) | Ldmos晶体管结构及其形成方法 | |
JP2013524553A5 (zh) | ||
CN203721726U (zh) | 集成电路结构 | |
CN106233452B8 (zh) | 由局部硅外延籽晶形成的体晶片中的隔离半导体层 |