TW201041041A - Semiconductor structure and method for making the same - Google Patents
Semiconductor structure and method for making the same Download PDFInfo
- Publication number
- TW201041041A TW201041041A TW098120620A TW98120620A TW201041041A TW 201041041 A TW201041041 A TW 201041041A TW 098120620 A TW098120620 A TW 098120620A TW 98120620 A TW98120620 A TW 98120620A TW 201041041 A TW201041041 A TW 201041041A
- Authority
- TW
- Taiwan
- Prior art keywords
- semiconductor structure
- metal
- layer
- conductive pattern
- dielectric layer
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 38
- 238000000034 method Methods 0.000 title claims description 19
- 229910052751 metal Inorganic materials 0.000 claims abstract description 56
- 239000002184 metal Substances 0.000 claims abstract description 56
- 239000000758 substrate Substances 0.000 claims abstract description 16
- 238000004519 manufacturing process Methods 0.000 claims description 10
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 10
- 229910052721 tungsten Inorganic materials 0.000 claims description 10
- 239000010937 tungsten Substances 0.000 claims description 10
- 238000006243 chemical reaction Methods 0.000 claims description 9
- 238000000151 deposition Methods 0.000 claims description 8
- 238000000231 atomic layer deposition Methods 0.000 claims description 7
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 claims description 6
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 6
- 239000001257 hydrogen Substances 0.000 claims description 6
- 229910052739 hydrogen Inorganic materials 0.000 claims description 6
- 239000002243 precursor Substances 0.000 claims description 5
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 4
- 229910045601 alloy Inorganic materials 0.000 claims description 4
- 239000000956 alloy Substances 0.000 claims description 4
- DIOQZVSQGTUSAI-UHFFFAOYSA-N decane Chemical compound CCCCCCCCCC DIOQZVSQGTUSAI-UHFFFAOYSA-N 0.000 claims description 4
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 239000010931 gold Substances 0.000 claims description 4
- 239000010936 titanium Substances 0.000 claims description 4
- 229910052719 titanium Inorganic materials 0.000 claims description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 3
- YZCKVEUIGOORGS-IGMARMGPSA-N Protium Chemical compound [1H] YZCKVEUIGOORGS-IGMARMGPSA-N 0.000 claims description 3
- 229910052802 copper Inorganic materials 0.000 claims description 3
- 239000010949 copper Substances 0.000 claims description 3
- 239000007789 gas Substances 0.000 claims description 3
- 239000006227 byproduct Substances 0.000 claims description 2
- 239000000463 material Substances 0.000 claims description 2
- 229910052684 Cerium Inorganic materials 0.000 claims 2
- BCZWPKDRLPGFFZ-UHFFFAOYSA-N azanylidynecerium Chemical compound [Ce]#N BCZWPKDRLPGFFZ-UHFFFAOYSA-N 0.000 claims 2
- GWXLDORMOJMVQZ-UHFFFAOYSA-N cerium Chemical compound [Ce] GWXLDORMOJMVQZ-UHFFFAOYSA-N 0.000 claims 2
- 229910000420 cerium oxide Inorganic materials 0.000 claims 2
- BMMGVYCKOGBVEV-UHFFFAOYSA-N oxo(oxoceriooxy)cerium Chemical compound [Ce]=O.O=[Ce]=O BMMGVYCKOGBVEV-UHFFFAOYSA-N 0.000 claims 2
- KJTLSVCANCCWHF-UHFFFAOYSA-N Ruthenium Chemical compound [Ru] KJTLSVCANCCWHF-UHFFFAOYSA-N 0.000 claims 1
- 229910052707 ruthenium Inorganic materials 0.000 claims 1
- 239000000126 substance Substances 0.000 claims 1
- NXHILIPIEUBEPD-UHFFFAOYSA-H tungsten hexafluoride Chemical compound F[W](F)(F)(F)(F)F NXHILIPIEUBEPD-UHFFFAOYSA-H 0.000 claims 1
- 239000004020 conductor Substances 0.000 abstract description 4
- 239000010408 film Substances 0.000 description 12
- 230000008021 deposition Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- MWUXSHHQAYIFBG-UHFFFAOYSA-N nitrogen oxide Inorganic materials O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 3
- 239000004575 stone Substances 0.000 description 3
- XKRFYHLGVUSROY-UHFFFAOYSA-N Argon Chemical compound [Ar] XKRFYHLGVUSROY-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 229910052732 germanium Inorganic materials 0.000 description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 206010039740 Screaming Diseases 0.000 description 1
- NINIDFKCEFEMDL-UHFFFAOYSA-N Sulfur Chemical compound [S] NINIDFKCEFEMDL-UHFFFAOYSA-N 0.000 description 1
- 239000005864 Sulphur Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052786 argon Inorganic materials 0.000 description 1
- JCXGWMGPZLAOME-UHFFFAOYSA-N bismuth atom Chemical compound [Bi] JCXGWMGPZLAOME-UHFFFAOYSA-N 0.000 description 1
- 238000007664 blowing Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 230000003749 cleanliness Effects 0.000 description 1
- 238000005137 deposition process Methods 0.000 description 1
- AZLYZRGJCVQKKK-UHFFFAOYSA-N dioxohydrazine Chemical compound O=NN=O AZLYZRGJCVQKKK-UHFFFAOYSA-N 0.000 description 1
- 238000002309 gasification Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- SIWVEOZUMHYXCS-UHFFFAOYSA-N oxo(oxoyttriooxy)yttrium Chemical compound O=[Y]O[Y]=O SIWVEOZUMHYXCS-UHFFFAOYSA-N 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 238000010926 purge Methods 0.000 description 1
- 150000003254 radicals Chemical class 0.000 description 1
- MZLGASXMSKOWSE-UHFFFAOYSA-N tantalum nitride Chemical compound [Ta]#N MZLGASXMSKOWSE-UHFFFAOYSA-N 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4983—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET with a lateral structure, e.g. a Polysilicon gate with a lateral doping variation or with a lateral composition variation or characterised by the sidewalls being composed of conductive, resistive or dielectric material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28079—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a single metal, e.g. Ta, W, Mo, Al
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28088—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being a composite, e.g. TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28105—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor next to the insulator having a lateral composition or doping variation, or being formed laterally by more than one deposition step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table
- H01L21/28556—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic Table by chemical means, e.g. CVD, LPCVD, PECVD, laser CVD
- H01L21/28562—Selective deposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/7685—Barrier, adhesion or liner layers the layer covering a conductive structure
- H01L21/76852—Barrier, adhesion or liner layers the layer covering a conductive structure the layer also covering the sidewalls of the conductive structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
- H01L23/53209—Conductive materials based on metals, e.g. alloys, metal silicides
- H01L23/53257—Conductive materials based on metals, e.g. alloys, metal silicides the principal metal being a refractory metal
- H01L23/53266—Additional layers associated with refractory-metal layers, e.g. adhesion, barrier, cladding layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/495—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a simple metal, e.g. W, Mo
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
- Chemical Vapour Deposition (AREA)
Description
201041041 六、發明說明: 【發明所屬之技術領域】 元線結構,以及相關於這種 本發明係有關於半導體技術,牿則β ,哥別疋有關於一種半導體結構,例 如一種垂直通道電晶體的金屬閘極或字 半導體結構的製程方法。 Ο
G 【先前技術】 制薄膜的特性 控財針對麟的均—性及製程 :導體a:上、赫要:目則業界已發展出許多製程技術,其能夠在 ㈣时ΓΛ崎的方式沈積崎料_,並且能財效的控 表面上沈積侧_ =^=2_在歡料趙結構的 ::為繁雜的步驟。選擇性化學氣相沈積優:=:: 、、:而目别的選擇性沈積方法仍有缺點。舉例來說,選擇性沈積 201041041 方法常被絲在接_巾成長齡在進行齡屬的成長或 沈積步驟之則’必須先對接觸洞進行一連串的清洗步驟,以確保石夕 表面的潔淨^若有反應離子钱刻收如細^扯㈣^^所造 成的RIE傷害層存在於接觸洞的底部,就無法在接觸洞中成長鎮金 屬層’因為RIE傷害層會在選擇性沈積過程中扮演類似絕緣層的角 色。因此’ RIE傷害層必須在金屬膜成長前被完全清除。 〇 此外目_選擇性沈積方法似乎健無法在舞基的金屬底層 上形成厚度超薄(小於I5奈米)、具高度膜料一性,同時又能夠在 結構上連續的選擇性沈積薄膜,例‘,鎢金屬薄膜。再者,要能夠 在介電層與金屬底層之間維持足夠高的選擇性,而又要同時沈積出 均厚且超_金屬_,以目前工藝水準而言仍是屬於十分困難的 枯淑。 由此可知,目前業界仍需要-觀良之半導聽構及製造方法, 以配合在㈣顧中需要均厚且超薄的_,且 底層,介電層與該金屬底層之 ,前述形成均厚且超薄的薄膜的方法 還需有經濟、快迷等特性,並具有高產出能力。 【發明内容】 本發明之主要目的在提供—種改良的半導體結構,例如一種垂直 201041041 通道電晶體的金屬祕或字元線結構,以及棚於這種半導體結構 的製程方法’轉決先前技藝關題與缺點。 本毛月提供半導體結構,包括一基材;一介電層,設於該基材 上;-導糊案’設於該介f層上,且該導電_包括—上表面及 侧壁;以及-金屬_ ’僅選擇性的沈積在該導電_的上表面及 侧壁上,而不沈積在該介電層上。 〇 根據本發明另-較佳實施例,提供—種製作半賴結構的方法, 包含有:提供—基材;_紐上形成_介㈣;於齡電層的- 主表面上形成-導電圖案,該導電圖案具有一上表面以及側壁;以 及進行-選擇性原子層沈積製程,選擇性的在該導電圖案的該上表 面及該側壁上沈積-均厚金屬層,但使該介電層的該主表面實質上 無該金屬薄膜形成。 Ο 【實施方式】 第1圖為依據本發明-較佳實施例所繪示的積體電路中的半導 體結構剖面示意圖。如第!圖所示,半導體結構工包含一半導體基 材10 ’例如,石夕基材,-介電層12,設於該半導體基材1〇上,一 導電圖案14,形成在介電層12的主表面12a上,以及一超薄的金 屬薄膜16 ’選擇性的沈積在導電圖案14的上表面⑷及側壁⑽ 上。其中’金屬薄膜16實質上不會直接長在介電層12的主表面以 201041041 上。 根據本發明’半導體結構1可以是一金屬閘極電晶體元件,而介 電層12做為該金屬閘極電晶體元件的閘極介電層或閘極氧化層。本 發明特別適合應用在金屬閘極、垂直通道電晶體元件,這樣的元件 可以被應用在先進的動態隨機存取記憶體(DRAM)技術中,其中, 金屬溥膜16可以用來降低字元線的阻值。此外,在前述技術中,為 0顧及金屬閘極電晶體元件的功函數,通常要求金屬薄膜16具有超薄 厚度(小於15奈米左右),同時需為結構上連續且厚度均一的高品質 材料層。 依據本發明之難實_,介_ 12可吨含有氧化梦、氮化 石夕或氮氧化料。導電_ 14可以包含有欽、氮她、组、氣化如、 紹、銅、金、鶴、雜金屬或上述任意組合或合金。較佳者,導電 G 是由氮化鈦所構成,而域細16是以原子沈積法所形成 的厚度小於丨5奈米的鶴金屬層。此外,較佳者,可以是屬於 =者,-部份的導電圖案14,其厚度_小於Μ奈米, 例如’ 於6到8奈米之間。 第2圖為依據本發明較佳實施例所繪 結構1的方法20流程圖。如第2圖所^第1圖中的+導體 一半導體基材,如第丨财爾示的半導體t驟21 b首先提供 導體基材表面上以熱氧化或熱成長法形成介電層,如第^ 201041041 圖中所繪示的介電層12,其中’該介電層可以包含有氧化矽、氮化 矽或氮氧化石夕等。 在步驟23中’在介電層的主表面上形成金屬囷案,例如第1圖 中所繪示的導電圖案14,其中該金屬圖案可以包含有鈦、氮化鈦、 鈕、氮化鈕、鋁、銅、金、鎢、矽化金屬或上述任意組合或合金。 較佳者,該金屬圖案是由氮化鈦所構成,且該金屬圖案是以濕式蝕 0 刻法所形成者。例如,在例如氮化鈦之金屬層上形成一遮蓋層,例 如多晶矽層,此遮蓋層僅僅蓋住金屬層的上表面,但暴露出金屬層 的側壁’隨後再以濕式触刻法_掉金屬層的側壁,如此形成該金 屬圖案。最後,移除該遮蓋層,暴露出金屬圖案的上表面。 在形成金屬圖案之後,接著進扦遠擇性鎢原子層沈積製程 @leetivetungStenatomielayei·一sitiGnp_ss) ’ 轉性的在前述 金屬圖案上長出超薄且均厚的鶴金屬薄膜,例如第丨圖中所緣示的 金屬触16。根縣發明,祕超薄且均厚⑽ ㈣絲,且具有Μ清觀細ep_喊性旱^ 擇性鶴原子層沈積製程可包括進行複數次原子層沈積循的選 γ,m金屬圖案上所要的鹤金屬薄膜的沈積厚度。為簡化 ^ ®中僅顯不單一次的原子詹沈麵環(步驟24至27)。 含氫=質本ΓΓ較佳實關’纽的原子概_環包括:⑴將 例如石夕甲燒或氣氣,導入反應室中,並維持一預定時間, 7 201041041 使得氫自由基能夠吸附在介電層的主表面上以及金屬圖案的表面上 (步驟24):(2)將反應室抽真空,同時暫停所有氣體供應,選擇性 的將先則吸附在介電層的主表面上的氫自由基去除(步驟25);⑶將 鎢前趨物,例如六氟化鶴(WF6)導入反應室中,並維持在低壓下(低 於5torr),以及低溫下(低於3⑻。c),使鎢前趨物與吸附在金屬圖案 表面上的氫自由基反應,如此選擇性的在金屬圖案表面上沈積出鶴 .$屬薄膜(步驟26);以及(4)以惰性氣體,例如,氬氣,進行反應 〇室的吹除’以移除反應副產物(步驟27)。如前所述,為了達到所要 的厚度,上述原子層沈積循環可以重複進行(步驟28)。 以上所述僅為本發明之較佳實施例,凡依本發明申請專利範圍所 做之均等變化與修飾,皆應屬本發明之涵蓋範圍。 圖式簡單說明】 〇
圖為依據本發明-紐實施例所繪示的積體電路巾的半導體結 構剖面示意圖。 P 細輪爾州―趙結 【主要元件符號說明】 1半導體結構 201041041 10半導體基材 12介電層 12a主表面 14導電圖案 14a上表面 14b側壁 16金屬薄膜 20方法 21提供基材 22形成介電層 23形成金屬圖案 24導入矽曱烷(或氫氣) 25抽真空 26導入鎢前趨物 27惰性氣體吹除 28重複步驟24-27
Claims (1)
- 201041041 七、申請專利範圍: 1. 一種半導體結構,包含有: 一基材; 一介電層’設於該基材上; -導電_,設於該介㈣的—主表面上,且該導電圖案包括一 上表面及側壁;以及 金膜,包覆住該導電圖案,包括該上表面及該侧壁,但該 介電層的該主表面實質上無該金屬薄膜形成。 2. 如申請專利範圍第!項所述之半導體結構,其中該介電層包含氧 化矽、氮化矽或氮氧化矽。 3. 如申請專利範圍第丨項所述之半導體結構,其中該導電圖案包含 鈦、氮化鈦、纽、統姐、銘、銅、金、鶴、魏金屬或上述組合 Q 或合金。 4. 如申請專利範圍帛!項所述之半導體結構,其中該金屬薄膜包含 5.如申請專利範圍第!項所述之半導體結構,其中該導電圖案 化鈦所構成。 6.如申請專利範_5項所述之半導體結構,其中該金屬薄膜是一 201041041 鶴金屬層。 7. 如申請專利範圍第6項所述之半導體結構,其中該鎢金屬層的厚 度小於15奈米。 8. 如申請專利範圍第1項所述之半導體結構,其中該介電層係為一 垂直通道電晶體的閘極介電層。 ° 9.如申請專利範圍第8項所述之半導體結構,其中該導電圖案為一 金屬閘極或一字元線的一部份。 10. 如申請專利範圍第9項所述之半導體結構,其中該導電圖案的厚 度小於15奈米。 11. 如申請專利範圍第9項所述之半導體結構,其中該導電圖案的厚 q 度介於6到8奈米。 12. —種製作半導體結構的方法,包含有: 提供一基材; 於該基材上形成一介電層; 於該介電層的一主表面上形成一導電圖案,該導電圖案具有一上 表面以及側壁;以及 進行一選擇性原子層沈積製程,選擇性的在該導電圖案的該上表 11 201041041 面及該側壁上沈積-均厚金屬層,但使該介電層的該主表面實質上 無該金屬溥膜形成。 13. 如申請專利範圍第12項所述之製作半導體結構的方法,其中該 擇性原子層沈積製程包含以下步驟: ⑴將含氫物質導人反應室中,並維持—預定時間,使得氣自由 .基麟吸附在介f層駐表面上以及導電職的表面上; 〇 (2)將反應室抽真空,_暫停所錢體供應,選擇性的將先前 吸附在介電層的主表面上的氫自由基去除; ⑶將鶴前騎導人反齡巾,鱗縣讎及低溫下,使鶴前 趨物與吸附在導電圖案表面上的氫自由基反應,如此選擇性的在導 電圖案表面上沈積出鎢金屬薄臈;以及 (4)進行反應室的吹除,以移除反應副產物。 14. 如中請專利範圍第13項所述之製作半導體結構的方法,其中該 ^ 含氫物質包含矽曱烷或氫氣。 人 15. 如申請專利範圍第13項所述之製作半導體結構的方法,其中該 鎢前趨物包含六氟化鎢(V/F6)。 16. 如申請專繼_ i3項所述之製作半導義構的方法, 低壓係指壓力低於5torr。 ' 12 201041041 17.如申請專利範圍第13項所述之製作半導體結 低溫係指低於3〇〇。〇。 構的方法 其中該 18. 如申請專利範圍第12項所述之製作半導體結構的 介電層包含氧化矽、氮化矽或氮氧化矽。 / 19. 如申請專利麵第12項所述之製作半導體結構的方法 導電圖案包含鈦、氮化鈦、组、氮化組、銘、銅、金 屬或上述組合或合金。 鶴 其中該 其中該 $夕化金 2〇.如申請專利範圍第12項所述之製作半導體結構 均厚金屬薄臈包含鎢。 的方法, 其中該 其中該 21·如申請翻範圍第12項所述之製作半導體結構的方法 均厚金屬薄膜的厚度小於15奈米。 4 其中該 22.如申請專利翻第12項所述之製作轉體結構的方法 導電圖案的厚度小於15奈米。 、 八、圓式: 13
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/434,688 US20100276764A1 (en) | 2009-05-04 | 2009-05-04 | Semiconductor structure with selectively deposited tungsten film and method for making the same |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201041041A true TW201041041A (en) | 2010-11-16 |
TWI471938B TWI471938B (zh) | 2015-02-01 |
Family
ID=43029754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW98120620A TWI471938B (zh) | 2009-05-04 | 2009-06-19 | 製作半導體結構的方法 |
Country Status (3)
Country | Link |
---|---|
US (2) | US20100276764A1 (zh) |
CN (1) | CN101882610B (zh) |
TW (1) | TWI471938B (zh) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9460932B2 (en) * | 2013-11-11 | 2016-10-04 | Applied Materials, Inc. | Surface poisoning using ALD for high selectivity deposition of high aspect ratio features |
US9659864B2 (en) | 2015-10-20 | 2017-05-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method and apparatus for forming self-aligned via with selectively deposited etching stop layer |
US20200006274A1 (en) * | 2018-06-29 | 2020-01-02 | Powertech Technology Inc. | Semiconductor package and manufacturing method thereof |
Family Cites Families (26)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5126283A (en) * | 1990-05-21 | 1992-06-30 | Motorola, Inc. | Process for the selective encapsulation of an electrically conductive structure in a semiconductor device |
JPH04302151A (ja) * | 1991-03-29 | 1992-10-26 | Toshiba Corp | 電荷結合装置の製造方法 |
US5300813A (en) * | 1992-02-26 | 1994-04-05 | International Business Machines Corporation | Refractory metal capped low resistivity metal conductor lines and vias |
US5506449A (en) * | 1993-03-24 | 1996-04-09 | Kawasaki Steel Corporation | Interconnection structure for semiconductor integrated circuit and manufacture of the same |
US5566045A (en) * | 1994-08-01 | 1996-10-15 | Texas Instruments, Inc. | High-dielectric-constant material electrodes comprising thin platinum layers |
US5413953A (en) * | 1994-09-30 | 1995-05-09 | United Microelectronics Corporation | Method for planarizing an insulator on a semiconductor substrate using ion implantation |
JPH08115984A (ja) | 1994-10-17 | 1996-05-07 | Hitachi Ltd | 半導体装置及びその製造方法 |
US6136687A (en) * | 1997-11-26 | 2000-10-24 | Integrated Device Technology, Inc. | Method of forming air gaps for reducing interconnect capacitance |
US6421223B2 (en) * | 1999-03-01 | 2002-07-16 | Micron Technology, Inc. | Thin film structure that may be used with an adhesion layer |
US6110768A (en) * | 1999-03-04 | 2000-08-29 | United Microelectronics Corp. | Method of manufacturing aluminum gate electrode |
US6268621B1 (en) * | 1999-08-03 | 2001-07-31 | International Business Machines Corporation | Vertical channel field effect transistor |
US6391795B1 (en) * | 1999-10-22 | 2002-05-21 | Lsi Logic Corporation | Low k dielectric composite layer for intergrated circuit structure which provides void-free low k dielectric material between metal lines while mitigating via poisoning |
US7405158B2 (en) * | 2000-06-28 | 2008-07-29 | Applied Materials, Inc. | Methods for depositing tungsten layers employing atomic layer deposition techniques |
US6444495B1 (en) * | 2001-01-11 | 2002-09-03 | Honeywell International, Inc. | Dielectric films for narrow gap-fill applications |
US7205604B2 (en) * | 2001-03-13 | 2007-04-17 | International Business Machines Corporation | Ultra scalable high speed heterojunction vertical n-channel MISFETs and methods thereof |
TW508677B (en) * | 2001-11-06 | 2002-11-01 | Vanguard Int Semiconduct Corp | Transistor with W/Tin gate fabricated |
US6858524B2 (en) * | 2002-12-03 | 2005-02-22 | Asm International, Nv | Method of depositing barrier layer for metal gates |
TWI229368B (en) * | 2003-02-13 | 2005-03-11 | Tokyo Electron Ltd | Manufacturing method for semiconductor device and semiconductor manufacturing device |
KR100520837B1 (ko) * | 2003-04-01 | 2005-10-13 | 삼성전자주식회사 | 반도체 소자의 제조방법 |
TW200707640A (en) * | 2005-03-18 | 2007-02-16 | Applied Materials Inc | Contact metallization scheme using a barrier layer over a silicide layer |
CN101448977B (zh) * | 2005-11-04 | 2010-12-15 | 应用材料股份有限公司 | 用于等离子体增强的原子层沉积的设备和工艺 |
US7473946B2 (en) * | 2006-02-22 | 2009-01-06 | International Business Machines Corporation | CMOS structure and method including multiple crystallographic planes |
JP2007305681A (ja) * | 2006-05-09 | 2007-11-22 | Elpida Memory Inc | 半導体装置の製造方法 |
GB2441355B (en) * | 2006-08-31 | 2009-05-20 | Cambridge Display Tech Ltd | Organic electronic device |
JP4302151B2 (ja) | 2007-04-20 | 2009-07-22 | 本田技研工業株式会社 | 車両用フロアパネル |
US20090057780A1 (en) * | 2007-08-27 | 2009-03-05 | International Business Machines Corporation | Finfet structure including multiple semiconductor fin channel heights |
-
2009
- 2009-05-04 US US12/434,688 patent/US20100276764A1/en not_active Abandoned
- 2009-06-19 TW TW98120620A patent/TWI471938B/zh active
- 2009-07-13 CN CN2009101517298A patent/CN101882610B/zh active Active
-
2010
- 2010-06-15 US US12/815,407 patent/US8003528B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US20100279498A1 (en) | 2010-11-04 |
CN101882610A (zh) | 2010-11-10 |
TWI471938B (zh) | 2015-02-01 |
CN101882610B (zh) | 2012-01-18 |
US8003528B2 (en) | 2011-08-23 |
US20100276764A1 (en) | 2010-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110678981B (zh) | 3d-nand器件中用于字线分离的方法 | |
US10930503B2 (en) | Geometric control of bottom-up pillars for patterning applications | |
US7211844B2 (en) | Vertical field effect transistors incorporating semiconducting nanotubes grown in a spacer-defined passage | |
TWI261309B (en) | Semiconductor device with epitaxial C49-titanium silicide (TiSi2) layer and method for fabricating the same | |
JP3817621B2 (ja) | プラズマ原子層蒸着法を利用したタンタル酸化膜形成方法 | |
KR101129930B1 (ko) | 반도체 소자 및 그의 형성 방법 | |
JP2008010822A (ja) | メモリ素子のキャパシタ及びその形成方法 | |
JP2001319928A5 (ja) | 半導体集積回路装置 | |
US7659164B1 (en) | Method for fabricating capacitor of semiconductor device | |
TW201041041A (en) | Semiconductor structure and method for making the same | |
US20180240706A1 (en) | Critical Dimension Control For Self-Aligned Contact Patterning | |
JP3876144B2 (ja) | 半導体素子のキャパシタ製造方法 | |
US20130207171A1 (en) | Semiconductor device having capacitor including high-k dielectric | |
KR20090079427A (ko) | 탄소나노튜브 상의 금속 산화막 형성방법 및 이를 이용한탄소나노튜브 트랜지스터 제조방법 | |
JPH10233447A (ja) | 半導体装置及びその製造方法 | |
JP2008028051A (ja) | ナノラミネート構造誘電膜の形成方法 | |
JP3998906B2 (ja) | 半導体装置の製造方法 | |
KR100401525B1 (ko) | 캐패시터 및 그 제조방법 | |
JP2009239246A (ja) | 絶縁膜の形成方法及び絶縁膜 | |
KR100503961B1 (ko) | 커패시터 제조 방법 | |
TWI343625B (en) | A semiconductor device and manufacturing method of the same | |
JPH021124A (ja) | 誘電体膜の製造方法 | |
KR20050000969A (ko) | 단일전자소자의 제조방법 | |
CN114686851A (zh) | 等离子增强原子层沉积法及沟槽/孔的表面成膜方法 | |
TW202349472A (zh) | 用於半導體裝置的電極形成方法及用於半導體裝置的電極 |