TW200735221A - An oxygen enhanced metastable silicon germanium film layer - Google Patents

An oxygen enhanced metastable silicon germanium film layer

Info

Publication number
TW200735221A
TW200735221A TW095149147A TW95149147A TW200735221A TW 200735221 A TW200735221 A TW 200735221A TW 095149147 A TW095149147 A TW 095149147A TW 95149147 A TW95149147 A TW 95149147A TW 200735221 A TW200735221 A TW 200735221A
Authority
TW
Taiwan
Prior art keywords
film layer
silicon germanium
germanium film
strain
oxygen enhanced
Prior art date
Application number
TW095149147A
Other languages
English (en)
Inventor
Darwin G Enicks
John T Chaffee
Damian A Carver
Original Assignee
Atmel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Atmel Corp filed Critical Atmel Corp
Publication of TW200735221A publication Critical patent/TW200735221A/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66234—Bipolar junction transistors [BJT]
    • H01L29/66242—Heterojunction transistors [HBT]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02367—Substrates
    • H01L21/0237—Materials
    • H01L21/02373—Group 14 semiconducting materials
    • H01L21/02381—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/02521—Materials
    • H01L21/02524—Group 14 semiconducting materials
    • H01L21/02532—Silicon, silicon germanium, germanium
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02576—N-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02518—Deposited layers
    • H01L21/0257—Doping during depositing
    • H01L21/02573—Conductivity type
    • H01L21/02579—P-type
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104—Forming layers
    • H01L21/02365—Forming inorganic semiconducting materials on a substrate
    • H01L21/02612—Formation types
    • H01L21/02617—Deposition types
    • H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Bipolar Transistors (AREA)
TW095149147A 2005-12-27 2006-12-27 An oxygen enhanced metastable silicon germanium film layer TW200735221A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/318,797 US20070148890A1 (en) 2005-12-27 2005-12-27 Oxygen enhanced metastable silicon germanium film layer

Publications (1)

Publication Number Publication Date
TW200735221A true TW200735221A (en) 2007-09-16

Family

ID=38194380

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095149147A TW200735221A (en) 2005-12-27 2006-12-27 An oxygen enhanced metastable silicon germanium film layer

Country Status (4)

Country Link
US (1) US20070148890A1 (zh)
CN (1) CN101390216A (zh)
TW (1) TW200735221A (zh)
WO (1) WO2007079372A2 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8530934B2 (en) 2005-11-07 2013-09-10 Atmel Corporation Integrated circuit structures containing a strain-compensated compound semiconductor layer and methods and systems related thereto
US20070102834A1 (en) * 2005-11-07 2007-05-10 Enicks Darwin G Strain-compensated metastable compound base heterojunction bipolar transistor
US20070262295A1 (en) * 2006-05-11 2007-11-15 Atmel Corporation A method for manipulation of oxygen within semiconductor materials
US7550758B2 (en) 2006-10-31 2009-06-23 Atmel Corporation Method for providing a nanoscale, high electron mobility transistor (HEMT) on insulator
US8592745B2 (en) * 2009-08-19 2013-11-26 Luxtera Inc. Method and system for optoelectronic receivers utilizing waveguide heterojunction phototransistors integrated in a CMOS SOI wafer
US9306010B2 (en) * 2012-03-14 2016-04-05 Infineon Technologies Ag Semiconductor arrangement
US10170549B2 (en) 2014-10-21 2019-01-01 Samsung Electronics Co., Ltd. Strained stacked nanosheet FETs and/or quantum well stacked nanosheet
DE102018111213A1 (de) 2018-05-09 2019-11-14 Infineon Technologies Ag Halbleitervorrichtung und Herstellungsverfahren

Family Cites Families (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4652183A (en) * 1979-02-16 1987-03-24 United Technologies Corporation Amorphous boron-carbon alloy tool bits and methods of making the same
US4459739A (en) * 1981-05-26 1984-07-17 Northern Telecom Limited Thin film transistors
US4908325A (en) * 1985-09-15 1990-03-13 Trw Inc. Method of making heterojunction transistors with wide band-gap stop etch layer
US4701423A (en) * 1985-12-20 1987-10-20 Ncr Corporation Totally self-aligned CMOS process
DE69032597T2 (de) * 1990-02-20 1999-03-25 Kabushiki Kaisha Toshiba, Kawasaki, Kanagawa Bipolartransistor mit Heteroübergang
US5155571A (en) * 1990-08-06 1992-10-13 The Regents Of The University Of California Complementary field effect transistors having strained superlattice structure
US5241214A (en) * 1991-04-29 1993-08-31 Massachusetts Institute Of Technology Oxides and nitrides of metastabale group iv alloys and nitrides of group iv elements and semiconductor devices formed thereof
US5137838A (en) * 1991-06-05 1992-08-11 National Semiconductor Corporation Method of fabricating P-buried layers for PNP devices
JPH05175216A (ja) * 1991-12-24 1993-07-13 Rohm Co Ltd ヘテロ接合バイポーラトランジスタおよびその製法
US5331659A (en) * 1992-03-13 1994-07-19 Sony Corporation Optical semiconductor device
US5965931A (en) * 1993-04-19 1999-10-12 The Board Of Regents Of The University Of California Bipolar transistor having base region with coupled delta layers
US5453399A (en) * 1993-10-06 1995-09-26 Texas Instruments Incorporated Method of making semiconductor-on-insulator structure
US5546319A (en) * 1994-01-28 1996-08-13 Fujitsu Limited Method of and system for charged particle beam exposure
US5466949A (en) * 1994-08-04 1995-11-14 Texas Instruments Incorporated Silicon oxide germanium resonant tunneling
US5804834A (en) * 1994-10-28 1998-09-08 Mitsubishi Chemical Corporation Semiconductor device having contact resistance reducing layer
WO1996015550A1 (en) * 1994-11-10 1996-05-23 Lawrence Semiconductor Research Laboratory, Inc. Silicon-germanium-carbon compositions and processes thereof
KR0148599B1 (ko) * 1994-11-15 1998-12-01 양승택 유전체 박막상의 무결함 화합물 반도체 박막의 제조방법
US5856685A (en) * 1995-02-22 1999-01-05 Nec Corporation Heterojunction field effect transistor
US5661059A (en) * 1995-04-18 1997-08-26 Advanced Micro Devices Boron penetration to suppress short channel effect in P-channel device
US6720627B1 (en) * 1995-10-04 2004-04-13 Sharp Kabushiki Kaisha Semiconductor device having junction depths for reducing short channel effect
US6399970B2 (en) * 1996-09-17 2002-06-04 Matsushita Electric Industrial Co., Ltd. FET having a Si/SiGeC heterojunction channel
US6800881B2 (en) * 1996-12-09 2004-10-05 Ihp Gmbh-Innovations For High Performance Microelectronics/Institut Fur Innovative Mikroelektronik Silicon-germanium hetero bipolar transistor with T-shaped implantation layer between emitter and emitter contact area
US6107647A (en) * 1997-05-15 2000-08-22 Rohm Co. Ltd. Semiconductor AlGaInP light emitting device
CA2295069A1 (en) * 1997-06-24 1998-12-30 Eugene A. Fitzgerald Controlling threading dislocation densities in ge on si using graded gesi layers and planarization
US6087683A (en) * 1998-07-31 2000-07-11 Lucent Technologies Silicon germanium heterostructure bipolar transistor with indium doped base
US6462371B1 (en) * 1998-11-24 2002-10-08 Micron Technology Inc. Films doped with carbon for use in integrated circuit technology
FR2795871B1 (fr) * 1999-07-01 2001-09-14 Picogiga Sa Transistor iii-v a heterojonction, notamment transistor a effet de champ hemt ou transistor bipolaire a heterojonction
US6323108B1 (en) * 1999-07-27 2001-11-27 The United States Of America As Represented By The Secretary Of The Navy Fabrication ultra-thin bonded semiconductor layers
US6744079B2 (en) * 2002-03-08 2004-06-01 International Business Machines Corporation Optimized blocking impurity placement for SiGe HBTs
US6531369B1 (en) * 2000-03-01 2003-03-11 Applied Micro Circuits Corporation Heterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe)
US7419903B2 (en) * 2000-03-07 2008-09-02 Asm International N.V. Thin films
TW483171B (en) * 2000-03-16 2002-04-11 Trw Inc Ultra high speed heterojunction bipolar transistor having a cantilevered base.
WO2003092047A2 (en) * 2002-04-26 2003-11-06 The University Of Connecticut Center Of Science & Technology Commercialization THz DETECTION EMPLOYING MODULATION DOPED QUANTUM WELL DEVICE STRUCTURES
JP2002043576A (ja) * 2000-07-24 2002-02-08 Univ Tohoku 半導体装置
US6362065B1 (en) * 2001-02-26 2002-03-26 Texas Instruments Incorporated Blocking of boron diffusion through the emitter-emitter poly interface in PNP HBTs through use of a SiC layer at the top of the emitter epi layer
EP1421607A2 (en) * 2001-02-12 2004-05-26 ASM America, Inc. Improved process for deposition of semiconductor films
US6855649B2 (en) * 2001-06-12 2005-02-15 International Business Machines Corporation Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing
US6593625B2 (en) * 2001-06-12 2003-07-15 International Business Machines Corporation Relaxed SiGe layers on Si or silicon-on-insulator substrates by ion implantation and thermal annealing
US20030040130A1 (en) * 2001-08-09 2003-02-27 Mayur Abhilash J. Method for selection of parameters for implant anneal of patterned semiconductor substrates and specification of a laser system
US20050250289A1 (en) * 2002-10-30 2005-11-10 Babcock Jeffrey A Control of dopant diffusion from buried layers in bipolar integrated circuits
US20030082882A1 (en) * 2001-10-31 2003-05-01 Babcock Jeffrey A. Control of dopant diffusion from buried layers in bipolar integrated circuits
US20030080394A1 (en) * 2001-10-31 2003-05-01 Babcock Jeffrey A. Control of dopant diffusion from polysilicon emitters in bipolar integrated circuits
JP4060580B2 (ja) * 2001-11-29 2008-03-12 株式会社ルネサステクノロジ ヘテロ接合バイポーラトランジスタ
US6670654B2 (en) * 2002-01-09 2003-12-30 International Business Machines Corporation Silicon germanium heterojunction bipolar transistor with carbon incorporation
US6656809B2 (en) * 2002-01-15 2003-12-02 International Business Machines Corporation Method to fabricate SiGe HBTs with controlled current gain and improved breakdown voltage characteristics
US6746902B2 (en) * 2002-01-31 2004-06-08 Sharp Laboratories Of America, Inc. Method to form relaxed sige layer with high ge content
US7226504B2 (en) * 2002-01-31 2007-06-05 Sharp Laboratories Of America, Inc. Method to form thick relaxed SiGe layer with trench structure
US6759674B2 (en) * 2002-02-04 2004-07-06 Newport Fab, Llc Band gap compensated HBT
JP3746246B2 (ja) * 2002-04-16 2006-02-15 株式会社東芝 半導体装置の製造方法
US6586297B1 (en) * 2002-06-01 2003-07-01 Newport Fab, Llc Method for integrating a metastable base into a high-performance HBT and related structure
US7074623B2 (en) * 2002-06-07 2006-07-11 Amberwave Systems Corporation Methods of forming strained-semiconductor-on-insulator finFET device structures
US6995430B2 (en) * 2002-06-07 2006-02-07 Amberwave Systems Corporation Strained-semiconductor-on-insulator device structures
JP2004047691A (ja) * 2002-07-11 2004-02-12 Seiko Epson Corp 半導体装置の製造方法、電気光学装置、及び電子機器
US7535100B2 (en) * 2002-07-12 2009-05-19 The United States Of America As Represented By The Secretary Of The Navy Wafer bonding of thinned electronic materials and circuits to high performance substrates
US6841457B2 (en) * 2002-07-16 2005-01-11 International Business Machines Corporation Use of hydrogen implantation to improve material properties of silicon-germanium-on-insulator material made by thermal diffusion
US6992004B1 (en) * 2002-07-31 2006-01-31 Advanced Micro Devices, Inc. Implanted barrier layer to improve line reliability and method of forming same
US6927140B2 (en) * 2002-08-21 2005-08-09 Intel Corporation Method for fabricating a bipolar transistor base
US7217950B2 (en) * 2002-10-11 2007-05-15 Nissan Motor Co., Ltd. Insulated gate tunnel-injection device having heterojunction and method for manufacturing the same
US7238595B2 (en) * 2003-03-13 2007-07-03 Asm America, Inc. Epitaxial semiconductor deposition methods and structures
JP3708114B2 (ja) * 2003-04-15 2005-10-19 松下電器産業株式会社 バリスティック半導体素子
US6936910B2 (en) * 2003-05-09 2005-08-30 International Business Machines Corporation BiCMOS technology on SOI substrates
CN100536167C (zh) * 2003-08-05 2009-09-02 富士通微电子株式会社 半导体装置及其制造方法
US6855963B1 (en) * 2003-08-29 2005-02-15 International Business Machines Corporation Ultra high-speed Si/SiGe modulation-doped field effect transistors on ultra thin SOI/SGOI substrate
TWI228320B (en) * 2003-09-09 2005-02-21 Ind Tech Res Inst An avalanche photo-detector(APD) with high saturation power, high gain-bandwidth product
TWI222219B (en) * 2003-09-10 2004-10-11 Ind Tech Res Inst Semiconductor optical transistor
US6989322B2 (en) * 2003-11-25 2006-01-24 International Business Machines Corporation Method of forming ultra-thin silicidation-stop extensions in mosfet devices
JP3873285B2 (ja) * 2003-12-24 2007-01-24 有限会社エスアールジェイ 内視鏡装置
US7075126B2 (en) * 2004-02-27 2006-07-11 International Business Machines Corporation Transistor structure with minimized parasitics and method of fabricating the same
US7498243B2 (en) * 2004-03-17 2009-03-03 The Board Of Trustees Of The Leland Stanford Junior University Crystalline-type device and approach therefor
US20060030093A1 (en) * 2004-08-06 2006-02-09 Da Zhang Strained semiconductor devices and method for forming at least a portion thereof
JP4720164B2 (ja) * 2004-12-02 2011-07-13 株式会社Ｓｕｍｃｏ Ｓｏｉウェーハの製造方法
US20080050883A1 (en) * 2006-08-25 2008-02-28 Atmel Corporation Hetrojunction bipolar transistor (hbt) with periodic multilayer base
US20070054460A1 (en) * 2005-06-23 2007-03-08 Atmel Corporation System and method for providing a nanoscale, highly selective, and thermally resilient silicon, germanium, or silicon-germanium etch-stop
US7432184B2 (en) * 2005-08-26 2008-10-07 Applied Materials, Inc. Integrated PVD system using designated PVD chambers
JP2007066981A (ja) * 2005-08-29 2007-03-15 Toshiba Corp 半導体装置
CN101326646B (zh) * 2005-11-01 2011-03-16 麻省理工学院 单片集成的半导体材料和器件
US20070102834A1 (en) * 2005-11-07 2007-05-10 Enicks Darwin G Strain-compensated metastable compound base heterojunction bipolar transistor
US20070262295A1 (en) * 2006-05-11 2007-11-15 Atmel Corporation A method for manipulation of oxygen within semiconductor materials
US7569913B2 (en) * 2006-10-26 2009-08-04 Atmel Corporation Boron etch-stop layer and methods related thereto

Also Published As

Publication number Publication date
WO2007079372A3 (en) 2008-07-03
WO2007079372A2 (en) 2007-07-12
CN101390216A (zh) 2009-03-18
US20070148890A1 (en) 2007-06-28

Similar Documents

Publication Publication Date Title
TW200735221A (en) An oxygen enhanced metastable silicon germanium film layer
WO2007056708A3 (en) A strain-compensated metastable compound base heterojunction bipolar transistor
TW200633022A (en) Method of manufacturing an epitaxial semiconductor substrate and method of manufacturing a semiconductor device
SG137856A1 (en) A material architecture for the fabrication of low temperature transistor
TW200515474A (en) Semiconductor device and fabrication method thereof
WO2006096749A3 (en) Semiconductor device manufacture using a sidewall spacer etchback
TW200618068A (en) Strained semiconductor devices and method for forming at least a portion thereof
WO2006007068A3 (en) Integration of strained ge into advanced cmos technology
TW200504835A (en) SIGe strain relaxed buffer for high mobility devices and a method of fabricating it
WO2006039038A3 (en) Method for forming a semiconductor device having a strained channel and a heterojunction source/drain
WO2006086644A3 (en) Back-illuminated imaging device and method of fabricating same
TW200511578A (en) Self-aligned SOI with different crystal orientation using wafer bonding and simox processes
TW200610004A (en) Semiconductor nano-wire devices and methods of fabrication
TW200721366A (en) Body for keeping a wafer, method of manufacturing the same and device using the same
TW200514258A (en) Electronic device comprising an LDMOS transistor
WO2006037300A3 (de) Verfahren zum herstellen einer schicht aus einem dotierten halbleitermaterial
EP1513193A4 (en) PROCESS FOR PRODUCING A SILICON WAFER
TW200746297A (en) Method of fabrication semiconductor device
WO2005045901A8 (en) METHOD AND STRUCTURE FOR FORMING STRAINED Si FOR CMOS DEVICES
TW200620481A (en) Method for making a semiconductor structure using silicon germanium
TW200746424A (en) Metal oxide semiconductor, semiconductor structure, and fabrications thereof
TW200623239A (en) Method of growing a strained layer
TW200516666A (en) Formulation of a silicon germanium-on-insulator structure by oxidation of a buried porous silicon layer
TW200742099A (en) Silicon carbon germanium (SiCGe) substrate for a group III nitride-based device
WO2009026403A3 (en) Semiconductor device formed with source/drain nitrogen implant