TW200642288A - A clock generating circuit and an audio system - Google Patents

A clock generating circuit and an audio system

Info

Publication number
TW200642288A
TW200642288A TW095108763A TW95108763A TW200642288A TW 200642288 A TW200642288 A TW 200642288A TW 095108763 A TW095108763 A TW 095108763A TW 95108763 A TW95108763 A TW 95108763A TW 200642288 A TW200642288 A TW 200642288A
Authority
TW
Taiwan
Prior art keywords
frequency
signal
generating
generated
dividing
Prior art date
Application number
TW095108763A
Other languages
English (en)
Inventor
Hiroshi Miyagi
Original Assignee
Niigata Seimitsu Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Niigata Seimitsu Co Ltd filed Critical Niigata Seimitsu Co Ltd
Publication of TW200642288A publication Critical patent/TW200642288A/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
TW095108763A 2005-04-25 2006-03-15 A clock generating circuit and an audio system TW200642288A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005125875 2005-04-25

Publications (1)

Publication Number Publication Date
TW200642288A true TW200642288A (en) 2006-12-01

Family

ID=37214572

Family Applications (1)

Application Number Title Priority Date Filing Date
TW095108763A TW200642288A (en) 2005-04-25 2006-03-15 A clock generating circuit and an audio system

Country Status (6)

Country Link
US (1) US20090225990A1 (zh)
EP (1) EP1876712A1 (zh)
JP (1) JPWO2006114941A1 (zh)
CN (1) CN101189798A (zh)
TW (1) TW200642288A (zh)
WO (1) WO2006114941A1 (zh)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4300372B1 (ja) * 2008-02-27 2009-07-22 オンキヨー株式会社 オーディオ装置、スイッチング電源及びスイッチング制御方法
US8525498B2 (en) * 2008-07-31 2013-09-03 Monolithic Power Systems, Inc. Average input current limit method and apparatus thereof
JP5172872B2 (ja) * 2010-01-28 2013-03-27 日本電信電話株式会社 クロック・データリカバリ回路
TWI599889B (zh) * 2017-03-14 2017-09-21 芯籟半導體股份有限公司 自動產生時脈的通用序列匯流排控制器及其使用方法
CN115250397A (zh) * 2021-04-28 2022-10-28 华为技术有限公司 Tws耳机和tws耳机的播放方法及装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6292062B1 (en) * 2000-02-10 2001-09-18 Silicon Wave, Inc. Method and apparatus for implementing a high-precision interval timer utilizing multiple oscillators including a non-optimal oscillator
JP2002100997A (ja) * 2000-09-25 2002-04-05 Toshiba Corp Ｆｍトランスミッタ及び当該ｆｍトランスミッタを備えたコンピュータシステム
JP2004056717A (ja) * 2002-07-24 2004-02-19 Renesas Technology Corp 半導体装置、システムボードおよび多相クロック発生回路

Also Published As

Publication number Publication date
EP1876712A1 (en) 2008-01-09
JPWO2006114941A1 (ja) 2008-12-18
WO2006114941A1 (ja) 2006-11-02
CN101189798A (zh) 2008-05-28
US20090225990A1 (en) 2009-09-10

Similar Documents

Publication Publication Date Title
TW200605511A (en) Fractional frequency divider circuit and data transmission apparatus using the same
GB2466727A (en) Method and apparatus for clock cycle stealing
MX2009007648A (es) Metodos y aparato para escalacion de frecuencia dinamica de bucles de fase bloqueada para microprocesadores.
TW200605512A (en) Circuit for applying jitter and test
ATE356483T1 (de) Phasendetektor
ATE554530T1 (de) Hochkonfigurierbare phasenregelschleifestruktur für einen programmierbaren logischen baustein
TW200610277A (en) Circuits and methods for recovering a clock signal
GB2431061A (en) Synchronous follow-up apparatus and synchronous follow-up method
WO2009154906A3 (en) Apparatus and method for multi-phase clock generation
TW200642288A (en) A clock generating circuit and an audio system
TW200701647A (en) Delay locked loop circuit
TW200711276A (en) Reference clock signal generation circuit, power supply circuit, driver circuit, and electro-optical device
TW200723697A (en) Frequency synthesizer and signal generating method
WO2011103602A3 (en) Clock synthesis systems, circuits and methods
DE602005001077D1 (de) Phasenregelschleife für Frequenzsynthetiser
TW200723696A (en) Delay locked loop circuit and method
WO2008036389A3 (en) Frequency synthesizer using two phase locked loops
TW200419910A (en) Method and device for generating a clock signal having predetermined clock signal properties
DE602005016427D1 (de) Master-slave-flipflop für einen empfangsoszillator und mischer in einer i/q-schaltung
TW200623642A (en) Clock and data recovery circuit
GB2462239A (en) Techniques for integrated circuit clock management
DE60216582D1 (de) Fraktional-n-synthesizer und verfahren zur synchronisation der ausgangsphase
TW200712826A (en) Clock switching circuit
DE602006013451D1 (de) Vorteiler für einen fraktional-n-synthesizer
EP4049370A4 (en) DIGITAL CLOCK CIRCUIT FOR GENERATION OF HIGH FREQUENCY MULTIPLE CLOCK SIGNAL