TW200609985A - Semiconductor device manufacturing method - Google Patents

Semiconductor device manufacturing method

Info

Publication number
TW200609985A
TW200609985A TW094126519A TW94126519A TW200609985A TW 200609985 A TW200609985 A TW 200609985A TW 094126519 A TW094126519 A TW 094126519A TW 94126519 A TW94126519 A TW 94126519A TW 200609985 A TW200609985 A TW 200609985A
Authority
TW
Taiwan
Prior art keywords
impurity
introducing
gate electrode
semiconductor device
forming
Prior art date
Application number
TW094126519A
Other languages
English (en)
Inventor
Cheng-Guo Jin
Yuichiro Sasaki
Hiroyuki Ito
Bunji Mizuno
Original Assignee
Matsushita Electric Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Ind Co Ltd filed Critical Matsushita Electric Ind Co Ltd
Publication of TW200609985A publication Critical patent/TW200609985A/zh

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/223Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase
    • H01L21/2236Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a gaseous phase from or into a plasma phase
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/268Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568Lateral single gate silicon transistors
    • H01L29/66575Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28035Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
    • H01L21/28044Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
    • H01L21/28061Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a metal or metal silicide formed by deposition, e.g. sputter deposition, i.e. without a silicidation reaction

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Electromagnetism (AREA)
  • Optics & Photonics (AREA)
  • Ceramic Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Plasma & Fusion (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Thin Film Transistor (AREA)
  • Electrodes Of Semiconductors (AREA)
TW094126519A 2004-08-04 2005-08-04 Semiconductor device manufacturing method TW200609985A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004228198 2004-08-04

Publications (1)

Publication Number Publication Date
TW200609985A true TW200609985A (en) 2006-03-16

Family

ID=35787179

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094126519A TW200609985A (en) 2004-08-04 2005-08-04 Semiconductor device manufacturing method

Country Status (5)

Country Link
US (1) US20090023262A1 (zh)
JP (1) JPWO2006013898A1 (zh)
CN (1) CN1993818A (zh)
TW (1) TW200609985A (zh)
WO (1) WO2006013898A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7569463B2 (en) * 2006-03-08 2009-08-04 Applied Materials, Inc. Method of thermal processing structures formed on a substrate
JP2008021827A (ja) * 2006-07-13 2008-01-31 Renesas Technology Corp 半導体装置の製造方法
JP6560653B2 (ja) 2015-12-21 2019-08-14 アイメック・ヴェーゼットウェーImec Vzw 細長いナノスケール構造の選択加熱方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3297770B2 (ja) * 1993-10-15 2002-07-02 ソニー株式会社 半導体装置の製造方法
JP3535871B2 (ja) * 2002-06-13 2004-06-07 キヤノン株式会社 電子放出素子、電子源、画像表示装置及び電子放出素子の製造方法
JP2004087583A (ja) * 2002-08-23 2004-03-18 Seiko Epson Corp 半導体装置及びその製造方法並びに薄膜の熱処理方法
US20060024938A1 (en) * 2004-07-29 2006-02-02 Texas Instruments, Incorporated Method for reducing metal silicide excessive encroachment defects in the manufacture of a semiconductor device having silicided source/drain regions

Also Published As

Publication number Publication date
CN1993818A (zh) 2007-07-04
WO2006013898A1 (ja) 2006-02-09
US20090023262A1 (en) 2009-01-22
JPWO2006013898A1 (ja) 2008-05-01

Similar Documents

Publication Publication Date Title
TWI265550B (en) Fabrication method, manufacturing method for semiconductor device, and fabrication device
TW200644224A (en) Semiconductor device and method for manufacturing the same
TW200603233A (en) Method for manufacturing thin film transistor, electro-optical device and electronic apparatus
TW200614855A (en) Organic thin film transistor array and manufacturing method thereof
TW200509259A (en) Highly integrated semiconductor device with silicide layer that secures contact margin and method of manufacturing the same
SG139657A1 (en) Structure and method to implement dual stressor layers with improved silicide control
WO2005050701A3 (en) Stressed semiconductor device structures having granular semiconductor material
TW200721494A (en) Method of manufacturing semiconductor device
TW200731518A (en) Semiconductor device and manufacturing method of the same
MY135655A (en) Semiconductor display device and manufacturing method thereof
TW200608576A (en) Method for fabricating organic thin film transistor and method for fabricating liquid crystal display device using the same
TW200707756A (en) Semiconductor device with thin-film transistors and method of fabricating the same
TW200709340A (en) Semiconductor apparatus
TW200744212A (en) Thin film transistor and fabrication method thereof
EP2690663A3 (en) Method of manufacturing thin film transistor array panel
TW200717777A (en) Semiconductor memory device and manufacturing method thereof
TW200500702A (en) Thin film transistor array panel and manufacturing method thereof
KR970018635A (ko) 다결정 실리콘층의 형성방법, 이 다결정 실리콘층을 포함하는 박막 트랜지스터, 그 제조방법 및 이 박막 트랜지스터를 포함하는 액정표시장치.
TW200733253A (en) Manufacturing method of semiconductor device
TW200644221A (en) Method of forming an integrated power device and structure
TW200620653A (en) Method of forming a raised source/drain and a semiconductor device employing the same
TW200711145A (en) Organic thin film transistor array panel and method for manufacturing the same
TW200620560A (en) A device having multiple silicide types and a method for its fabrication
TW200723529A (en) Semiconductor device and method of manufacturing the same thereof
TWI264122B (en) Semiconductor device and method for fabricating the same