TW200301933A - Double pullback method of filing an isolation trench - Google Patents
Double pullback method of filing an isolation trench Download PDFInfo
- Publication number
- TW200301933A TW200301933A TW092100133A TW92100133A TW200301933A TW 200301933 A TW200301933 A TW 200301933A TW 092100133 A TW092100133 A TW 092100133A TW 92100133 A TW92100133 A TW 92100133A TW 200301933 A TW200301933 A TW 200301933A
- Authority
- TW
- Taiwan
- Prior art keywords
- trench
- layer
- angle
- nitride powder
- filling
- Prior art date
Links
Classifications
-
- H10W10/0145—
-
- H10W10/17—
Landscapes
- Element Separation (AREA)
Description
200301933
五、發明說明(1) 【發明所屬之技術領域】 本案係關於在製造半導體梦w、A i 收衣置過程斤 【先前技術】 τ技回墊氮化粉層。 在現有製造半導體裝置的程序中, 的角圓滑,係藉由一墊氮化粉芦建到單一溝渠隔離(STI) 氮化粉層拉回的總數係角保4曰兩回而後係一層氧化層。墊 的拉回,與氧化層的優化而要大拉回)與角形狀(較小 丨間的交拖 m 角保護與角形狀之方法。 、。因此需要可大幅優化 【發明内容】 本發明係一種填充一隔離溝竿 之一矽氮化粉層,該方法包^ i 凌,其係經由一係基材上 之第一拉回,以暴露該溝遠離該溝渠而進行該氮化粉層 預期的所提供於該溝渠之二^ f渠角,因而優化角圓滑如所 而進行該矽氮化粉層之第化物溝渠襯墊,遠離該溝渠 量的下層,因而以一後於二回’以暴露相鄰該溝渠角之足 夠厚度之保護性填充,以搪t,有效保護該溝渠角,提供足 之該基材。 、違溝渠且覆蓋相鄰於該溝渠角 本案之另一目的係該 化粉層至該基材,在 該石夕氮化粉層被回蝕 中未被大幅蝕刻。 =層包含一矽氧化 6亥第一拉回過程中 ’以及該矽氧化物 物層’其結合該矽氮 該矽氧化物層係沿著 層在該第二拉回過程 本案之另一目的,該裳 y 本案之另-目的,該第:ί回:系:氫氟酸濕式蝕刻。 本案之另—目的,兮笛=拉回係一磷酸濕式蝕刻。 Μ弟二拉回係遠離該溝渠而角回蝕該氮化
第5頁 200301933 五、發明說明(2) 粉層約1 0 0埃。 該保護性填充係一高密度漿石夕氧化物填 該保護性填充係一TE0S填充。 該溝渠襯墊係由該溝渠壁之熱氧化而提 本案之另一目的 充。 本案之另一目的 本案之另一目的 供。 本案之另 目的’该熱氧化之執行藉由優化角圓滑之方式。 本,明所揭露之填充一隔離溝渠之方法,其係經由矽氮化粉 與氧,物層向下蝕刻至一矽基材,該氧化物層結合該氮化粉 層至^基材’其係包含遠離該溝渠而進行該氮化粉與氧化物 層之第拉回’以暴露該溝渠之溝渠角,因而優化角圓滑如 所預期的,藉由該溝渠壁之熱氧化所提供於該溝渠之一矽氧 化物溝渠襯墊,遠離該溝渠而進行該矽氮化粉層而非該矽氧 化物層之第二拉回,以暴露相鄰該溝渠角之足量的下層矽氧 化物層’因而以一後續的保護性填充有效保護該溝渠角,提 供足夠厚度之保護性填充,以填充該溝渠且覆蓋相鄰於該溝 渠角之該基材’該保護性填充之材質係選自於高密度漿石夕氧 化物或TOES,將該保護性填充向下平坦化至該矽氮化粉層之 位準,以及移除不被該保護性填充覆蓋之該矽氮化粉與矽氧 化物層。 本發明之詳細說明 睛爹閱第二圖a至第一圖d,參考該半導體技藝中^一種典型製 備隔離溝渠的方法,是具有啟發性的。 請參閱第二圖a ’ 一半導體晶圓1包含一矽基材2於其上,其 麵
第6頁 200301933
係沉積一墊矽氧化物層3與一墊矽氮化粉層4。一溝渠5之餘 刻係經過該氧化層3與該氮化粉層4向下至該基材2。該氧化 層3係用以校正該矽氮化粉層4與該基材2間熱膨脹之係數中 大的差異。該墊氮化粉層4係作為該矽溝渠蝕刻之硬光罩, 以及作為下述後續CMP過程之停止層。 請參閱第二圖b,該墊氧化層2與墊氮化粉層4係藉由依石夕所 選擇的氧化物與氮化粉之一RIE蝕刻,遠離該溝渠而5被拉 回。此過程之完成係藉由選擇性的矽之濕式蝕刻過程,例如 一氫氟酸/乙烯甘油濕式蝕刻。 該目的係自該角距離D拉回該氮化粉層,其距離夠遠以暴露 該隔離溝渠角5’於後續的氧化,但目前係為了造成過度拉 回。過度拉回意味著該角太尖,因而增加縮短該裝置閘至該 基材2之危險。最佳的拉回量可使得最佳之角圓滑。此最佳' 量取決於下列之襯墊氧化過程。 请參閱第二圖c,該溝渠5之供應係連同一氧化物襯塾6,其 形成係藉由該溝渠壁之熱氧化。該襯墊6越厚,該角5,可越 圓滑,但是該製造過程需花費更多時間且需要更多能量。 請參閱第二圖d,一 HDP氧化物填充7係被沉積於該溝渠内該 塾氮化粉層4之上’而後進行一CMP過程,其將該HDP氧化物7 破壞回至該墊氮化粉層4之位準’其係使用該氮化粉層作為 CMP停止。而後,該氮化粉層與氧化物層被剝去。可以見 到’該角5’可藉由該HDP氧化物填充而保護,係自第二圖b中 拉回步驟僅為距離D。 如上所述’習知技藝之方法需要在保護該溝渠角5,以及保留
第7頁 200301933 五、發明說明(4) 該溝渠角5’之間交換。此時,在此過程中,該角係被保護, 但更進一步處理該裝置,當進行另一氧化物蝕刻步驟時,覆 蓋HDP氧化物7被持續移除。當閘氧化物生成於尖角時,該尖 角之電場係高於圓滑角。較高的電場將常導致裝置表現的退 化本^月之方法’如第_g|a至第一圖㊀中所示,係提供一 ? f拉回方法’其藉由形成角保護與角圓滑而排除此交換。 【實施方式】 请f閱第-圖a ’隔離溝渠之蝕刻係如習知技藝所述。 請參閱第一圖b,進行一楚 . …〆 丁 弟一拉回,但是此處自溝渠5之拉回 距離d係小於習知技藝中之距離。最優之拉回量,係取決於 =襯作用之厚度。所使用之化學於習知技藝中所需相 同。同樣地’所需使用的時間並無固定,因為其係高度取決 =所使用之襯墊氧化(特別係端視於該襯墊氧化物之厚度)。 最佳角圓滑之拉回量,幾乎係總大幅小於習知技藝中相等 襯墊厚度之拉回。因此: "" '
d<D,或甚至d<<D 請參閱第一圖c,一襯墊氧化物6之提供係藉由該暴露的 熱氧化。 請參閱第一圖d,完成一第二拉回,遠離該溝渠而蝕刻★亥& 化物與氮化粉層至一含量,足以大幅暴露相鄰於該溝渠 之基材2之一區域2,。此第二拉回使用一不同的化學物不同
200301933 五、發明說明(5) 於該第一拉回,因為此第二拉回將蝕刻該墊氮化粉4選擇至 該墊氧化物3。 石夕氮化粉之較佳蝕刻包含磷酸(H3p〇4)與氫氧化鈉(Na〇H)等 向濕式姓刻’其選擇性係關於矽氧化物,有機聚合物,聚 矽,矽與金屬。這些蝕刻是受到將該晶圓浸入一Na〇H或 H3P04水溶液中之影響,其溫度係於8〇或更高,對於氫氧 化納餘刻較佳為1 〇 〇 C或更高,對於鱗酸餘刻一般係為1 5 〇 或更高’較佳為180 °C或更高。 當進行一磷酸蝕刻時,希望保持回流中蝕刻液的濃度。已知 ,流的沸騰的1 80 °C磷酸可提供之蝕刻速度係於矽氮化粉膜 每#分鐘1 00埃。沉積的矽氧化物之蝕刻速度約為每分鐘丨〇埃 (範圍係每分鐘0-25埃,取決於溫度與製備過程)。元素矽具 有之蝕刻速度係約為每分鐘3埃。自14〇 —2〇〇艺,時刻速产 溫度而增加。磷酸的水含量在矽氮化粉與矽氧化物的蝕$返 中,扮演重要的角色。在-恆定溫度下,添加水可增加石夕氮 化粉的蝕刻速度,且減低矽過氧化物的蝕刻速度。許多 ,質浴回流系統係可購買的,其係被特地設計用於填酸回子 k,例如俄亥俄州streetsboro的Lufran公 為NITRAN。 叮貝的商&名 -典型的第二拉回了約為100埃。因為該拉回自所有方向移 除虱化粉,所以該虱化粉層4係因該拉回而變薄。 氮化粉層4之薄度係有所極限。兮朽、 晋 忒極限取決於該CMP過程,j: 使用該墊氮化粉作為停止層。另一搞pp技卡& ^ 具 可藉由該HDP氧化物7覆蓋更多爷松fm 尺^ J祖口 又夕活性區域,其因而失去該襞
$ 9頁 200301933 五、發明說明(6) 置 睛參閱弟一圖e ’該溝渠而德以一彳里啥 俊以保護性填充而填滿,其稱 為一HDP氧化物7或TE0S填充。回搂α η # 丹兄。同樣地,如習知技藝中所述, 此保護性填充可用CM0製程被向下破壞至該氣化粉層4之位準 及該氮化粉層4 ’而後被剝除。值得注意的是本發明並不侷 限於腑氧化物填/,而可以使用任何填充物質,例如 TE0S。注意该墊氧化物層3可增加該角5,之保護。 HDP-CVD石夕氧化物膜通常可於電磁輕射與純氣如氣(Ar)或氣 (He)存在下,藉由矽烷氣體(SiH4)與氧氣(〇2)反應所生成。 可知本發明之方法可於半導體裝置製造中,形成所欲之理想 角圓π 1十亦可使得使用者形成較好的氧化物保護於該角 上其係藉由提供一較大的開口以填充〇ρ氧化物,因而形 成較佳之填充而少有可能生成之内部空洞。因此,習知技藝 中在理想角圓滑與角保護間之交換可被消除。 通常,該反應壓力係相當低,一般低於i 〇毫拢,且一般於一 磁f管濺鍍環境中進行。在此條件下,被沉積之膜開始覆蓋 該晶3上的所有表面,包含接觸孔洞與溝渠之側壁與底部。 在正常的CVD過程下,此可造成該溝渠與孔洞的邊緣突出, 其最終結束於頂部,因而於其中留下空洞。然而,在HDp沉 積^鈍氣的激化及反應為高能電漿,即使當其正被沉積仍造 成該沉積物質被連續濺鍍。結果該沉積物質作用似一流體, 且被置於該溝渠與孔洞中,其係以一平坦化形式而非正形, 因而可避免形成任何孔洞。 HDP-CVD反應器通常將使用一成長放電,以產生足夠能量的
第10頁 200301933 五、發明說明(7) ::亩:於該被沉積時形成滅鍍。成長放電係由-個或 ΓΛ (dC_dl〇de)形式或交流-二極體(rHiode) = 支撐電襞。一種鈍氣,例如氬,係以-夠 電極之間,以將反應物離子化且將鈍氣作 _ ^氏Γ ί r/ 用2流'二極體系 '统,因Α其可操作於 匕且較直流-二極體系統進行更高之沉積速度。 助「二極體系統可與磁控管來源-同裝備,以輔 α1: Λ 該晶圓表面。商業上較受歡迎的系統,包含 PPlied Materails 所售之商標名 rCentura = ϊ露之:有物理量,除非係特別指出,否則不-2要4同所揭露之直,但可約略等於所揭露之 僅缺乏限定者,例如「約」或复 再者 定義’其所揭露之物理用量係實際=旦不:限f為清楚的 物理用量無關。 ’、用里,與此處任何其他 雖然較佳之實施例已如上所述,但0彳 取代,而不背離本發明之範圍。因:"肖不同的修飾與 :述,但是本發明之實施例並太:知本發明如實施例 圍。 限制本發明之申請專利範
$ 11頁 200301933 圖式簡單說明 第一圖a至第一圖e係說明本發明之實施步驟。 第二圖a至第二圖d係說明習知技藝之實施步驟。 元件符號說明 1半導體晶圓 3氧化物層 5’角 2 基材 4氮化粉層 6襯墊 2’ 區域 5溝渠 7氧化物 __圈
Claims (1)
- 200301933 六、申請專利範圍 UI ϊΐ ί 一石夕氮化粉層#刻而向下填充一隔離溝渠至一 石夕基材之方法,該方法包含之步驟為: 進行該氮化粉層之第—拉回,以暴露該溝渠 之肩:杀角,因而優化角圓滑如所預期者; 提供一石夕氧化物溝渠襯墊於該溝渠; 而:行該石夕氮化粉層之第二拉 護該溝渠角; 1欠只旳保濩性填充有效保 提供足夠厚度之保護性填奋, 該溝渠角之該基材。填充該溝渠且覆蓋相鄰於 2.m利範圍第1項之方法,其中: 在該;結ί該石夕氮化粉!至該基材; 層被回蝕;以及 μ矽氧化物層係沿著該矽氮化粉 該石夕氧化物層在該第—仏 弟一拉回過程中未被大幅蝕刻。 3 ·如申請專利範圍第2項 ^ . 氟酸濕式蝕刻。 、方法,八中忒第一拉回係一氫 其中該第二拉回係一填 4 敗;:::利範圍第2項之方法 •如申凊專利範圍第!項之方法其中該第二拉回遠離該 200301933溝渠而角回蝕該氮化物層約1 〇 〇埃 其中該保護性填充係一 其中該保護性填充係一 6·如申請專利範圍第1項之方法, 高密度電漿矽氧化物填充。 7·如申請專利範圍第1項之方法, T E 0 S填充。 8 ·如申請專利範圍第1音 _弟員方法,其中該溝渠襯墊係藉由 该溝木壁之熱氧化而提供。 9角:ΠΠί:第8項之方法,其中該熱氧化係以優化 :離氮材化與氧^物層㈣而向下填充一 至,基材,該方:包含驟:乳化物層結合該氮化粉層 遂離該溝渠而進行該氮化粉層與氧化物層之第一拉回, 露該溝渠之溝渠角,因而優化角圓滑如所預期者; ^供一發氧化物溝渠襯墊於該溝渠; 遠離該溝渠而進行該矽氮化粉層而非該氧化物層之第二拉 =1因而暴露相鄰該溝渠角之足量矽氧化物底層,: 後續的保護性填充有效 I以 200301933該溝渠角之該基材。 11 ·如申請專利範圍第丨0項之方法,其 氫氟酸濕式蝕刻。 /、 〜弟一拉回係一 1 2.如申請專利範圍第丨〇項之方法,复 磷酸濕式蝕刻。 ,、τ邊弟二拉回係一 拉回遠離 1 3.如申請專利範圍第1 〇項之方法,其中节第 該溝渠而角回蝕該氮化物層約1 0 〇埃。μ 1 4 ·如申請專利範圍第1 〇項之方法,复 一高密度電漿矽氧化物填充。 ,、甲该保護性填充係 其中該保護性填充係 1 5 ·如申請專利範圍第丨〇項之方法 一 T E 0 S填充。 1 6.如申請專利範圍第1 〇頊$古、土 # i 月寸〜礼固币i u項之方法,其中該溝渠襯墊係藉 由該溝渠壁之熱氧化而提供。 1 7·如申請專利範圍第丨6項之方法,其中該熱氧化係以優 化角圓滑之方式執行。 1 8 · —種經由一矽氮化粉層與氧化物層蝕刻而向下填充一200301933 六、申請專利範圍 隔離溝渠至〆石夕基材之方法,該氧化物層結 至該基材,該方法包含之步驟為: 見化叔層 遠離該溝渠而進行該氮化粉層與氧化物層之第一拉回, =暴露該溝渠之溝渠角,因而優化角圓滑如所預期者', ,由該溝渠壁之熱氧化,提供一矽氧化物溝渠襯墊於該溝 渠, 遠離該溝渠而進行該矽氮化粉層而非氧化物層之第二拉 回,因而暴露相鄰該溝渠角之足量矽氧化物底層,以一後 續的保護性填充有效保護該溝渠角;提供足夠厚度之該保護性填充,以填充該溝渠且覆蓋相鄰 於該溝渠角之該基材,該保護性填充之物質係選自於高密 度電漿矽氧化物或TE0S ; 將該保護性填充向下平坦化至該矽氮化粉層之位準;以及 移除未被該保護性填充覆蓋之該♦氮化粉與矽氧化物層。第16頁
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/037,551 US6461936B1 (en) | 2002-01-04 | 2002-01-04 | Double pullback method of filling an isolation trench |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| TW200301933A true TW200301933A (en) | 2003-07-16 |
Family
ID=21894945
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| TW092100133A TW200301933A (en) | 2002-01-04 | 2003-01-03 | Double pullback method of filing an isolation trench |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6461936B1 (zh) |
| EP (1) | EP1502297B8 (zh) |
| CN (1) | CN1314099C (zh) |
| DE (1) | DE60302353T2 (zh) |
| TW (1) | TW200301933A (zh) |
| WO (1) | WO2003060991A2 (zh) |
Families Citing this family (77)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6699240B2 (en) | 2001-04-26 | 2004-03-02 | Medtronic, Inc. | Method and apparatus for tissue ablation |
| US20030186555A1 (en) * | 2002-03-26 | 2003-10-02 | Ming-Chung Liang | Utilizing chemical dry etching for forming rounded corner in shallow trench isolation process |
| US7388259B2 (en) * | 2002-11-25 | 2008-06-17 | International Business Machines Corporation | Strained finFET CMOS device structures |
| US6974981B2 (en) * | 2002-12-12 | 2005-12-13 | International Business Machines Corporation | Isolation structures for imposing stress patterns |
| US6887798B2 (en) * | 2003-05-30 | 2005-05-03 | International Business Machines Corporation | STI stress modification by nitrogen plasma treatment for improving performance in small width devices |
| CN100407382C (zh) * | 2003-07-11 | 2008-07-30 | 中芯国际集成电路制造(上海)有限公司 | 浅沟道隔离处理的双衬垫氧化物工艺 |
| US6974755B2 (en) * | 2003-08-15 | 2005-12-13 | Taiwan Semiconductor Manufacturing Company, Ltd. | Isolation structure with nitrogen-containing liner and methods of manufacture |
| US7410846B2 (en) * | 2003-09-09 | 2008-08-12 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
| US6890808B2 (en) * | 2003-09-10 | 2005-05-10 | International Business Machines Corporation | Method and structure for improved MOSFETs using poly/silicide gate height control |
| US6887751B2 (en) * | 2003-09-12 | 2005-05-03 | International Business Machines Corporation | MOSFET performance improvement using deformation in SOI structure |
| US7170126B2 (en) * | 2003-09-16 | 2007-01-30 | International Business Machines Corporation | Structure of vertical strained silicon devices |
| US7119403B2 (en) * | 2003-10-16 | 2006-10-10 | International Business Machines Corporation | High performance strained CMOS devices |
| US7037770B2 (en) * | 2003-10-20 | 2006-05-02 | International Business Machines Corporation | Method of manufacturing strained dislocation-free channels for CMOS |
| US7303949B2 (en) | 2003-10-20 | 2007-12-04 | International Business Machines Corporation | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
| US7129126B2 (en) * | 2003-11-05 | 2006-10-31 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
| US7015082B2 (en) * | 2003-11-06 | 2006-03-21 | International Business Machines Corporation | High mobility CMOS circuits |
| US7029964B2 (en) * | 2003-11-13 | 2006-04-18 | International Business Machines Corporation | Method of manufacturing a strained silicon on a SiGe on SOI substrate |
| US7122849B2 (en) * | 2003-11-14 | 2006-10-17 | International Business Machines Corporation | Stressed semiconductor device structures having granular semiconductor material |
| US7247534B2 (en) | 2003-11-19 | 2007-07-24 | International Business Machines Corporation | Silicon device on Si:C-OI and SGOI and method of manufacture |
| US7198995B2 (en) * | 2003-12-12 | 2007-04-03 | International Business Machines Corporation | Strained finFETs and method of manufacture |
| KR100561520B1 (ko) * | 2003-12-30 | 2006-03-17 | 동부아남반도체 주식회사 | 반도체 소자 분리막 형성 방법 |
| US7247912B2 (en) * | 2004-01-05 | 2007-07-24 | International Business Machines Corporation | Structures and methods for making strained MOSFETs |
| US7381609B2 (en) | 2004-01-16 | 2008-06-03 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
| US7118999B2 (en) * | 2004-01-16 | 2006-10-10 | International Business Machines Corporation | Method and apparatus to increase strain effect in a transistor channel |
| US7202132B2 (en) | 2004-01-16 | 2007-04-10 | International Business Machines Corporation | Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs |
| US7923782B2 (en) * | 2004-02-27 | 2011-04-12 | International Business Machines Corporation | Hybrid SOI/bulk semiconductor transistors |
| US7205206B2 (en) * | 2004-03-03 | 2007-04-17 | International Business Machines Corporation | Method of fabricating mobility enhanced CMOS devices |
| US7504693B2 (en) * | 2004-04-23 | 2009-03-17 | International Business Machines Corporation | Dislocation free stressed channels in bulk silicon and SOI CMOS devices by gate stress engineering |
| US7223994B2 (en) * | 2004-06-03 | 2007-05-29 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
| US7037794B2 (en) * | 2004-06-09 | 2006-05-02 | International Business Machines Corporation | Raised STI process for multiple gate ox and sidewall protection on strained Si/SGOI structure with elevated source/drain |
| TWI463526B (zh) * | 2004-06-24 | 2014-12-01 | 萬國商業機器公司 | 改良具應力矽之cmos元件的方法及以該方法製備而成的元件 |
| US7288443B2 (en) * | 2004-06-29 | 2007-10-30 | International Business Machines Corporation | Structures and methods for manufacturing p-type MOSFET with graded embedded silicon-germanium source-drain and/or extension |
| US7217949B2 (en) * | 2004-07-01 | 2007-05-15 | International Business Machines Corporation | Strained Si MOSFET on tensile-strained SiGe-on-insulator (SGOI) |
| US6991998B2 (en) * | 2004-07-02 | 2006-01-31 | International Business Machines Corporation | Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer |
| US7384829B2 (en) | 2004-07-23 | 2008-06-10 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
| US7173312B2 (en) * | 2004-12-15 | 2007-02-06 | International Business Machines Corporation | Structure and method to generate local mechanical gate stress for MOSFET channel mobility modification |
| US7274084B2 (en) * | 2005-01-12 | 2007-09-25 | International Business Machines Corporation | Enhanced PFET using shear stress |
| US20060160317A1 (en) * | 2005-01-18 | 2006-07-20 | International Business Machines Corporation | Structure and method to enhance stress in a channel of cmos devices using a thin gate |
| US7432553B2 (en) * | 2005-01-19 | 2008-10-07 | International Business Machines Corporation | Structure and method to optimize strain in CMOSFETs |
| US7256081B2 (en) * | 2005-02-01 | 2007-08-14 | International Business Machines Corporation | Structure and method to induce strain in a semiconductor device channel with stressed film under the gate |
| US7224033B2 (en) | 2005-02-15 | 2007-05-29 | International Business Machines Corporation | Structure and method for manufacturing strained FINFET |
| US7545004B2 (en) * | 2005-04-12 | 2009-06-09 | International Business Machines Corporation | Method and structure for forming strained devices |
| US20060231908A1 (en) * | 2005-04-13 | 2006-10-19 | Xerox Corporation | Multilayer gate dielectric |
| US7544577B2 (en) * | 2005-08-26 | 2009-06-09 | International Business Machines Corporation | Mobility enhancement in SiGe heterojunction bipolar transistors |
| US7202513B1 (en) * | 2005-09-29 | 2007-04-10 | International Business Machines Corporation | Stress engineering using dual pad nitride with selective SOI device architecture |
| US20070096170A1 (en) * | 2005-11-02 | 2007-05-03 | International Business Machines Corporation | Low modulus spacers for channel stress enhancement |
| US7655511B2 (en) * | 2005-11-03 | 2010-02-02 | International Business Machines Corporation | Gate electrode stress control for finFET performance enhancement |
| US20070099360A1 (en) * | 2005-11-03 | 2007-05-03 | International Business Machines Corporation | Integrated circuits having strained channel field effect transistors and methods of making |
| US7785950B2 (en) * | 2005-11-10 | 2010-08-31 | International Business Machines Corporation | Dual stress memory technique method and related structure |
| US7709317B2 (en) * | 2005-11-14 | 2010-05-04 | International Business Machines Corporation | Method to increase strain enhancement with spacerless FET and dual liner process |
| US7348638B2 (en) * | 2005-11-14 | 2008-03-25 | International Business Machines Corporation | Rotational shear stress for charge carrier mobility modification |
| US7564081B2 (en) * | 2005-11-30 | 2009-07-21 | International Business Machines Corporation | finFET structure with multiply stressed gate electrode |
| KR100698085B1 (ko) * | 2005-12-29 | 2007-03-23 | 동부일렉트로닉스 주식회사 | 트랜치 형성방법 |
| US7776695B2 (en) * | 2006-01-09 | 2010-08-17 | International Business Machines Corporation | Semiconductor device structure having low and high performance devices of same conductive type on same substrate |
| US7863197B2 (en) * | 2006-01-09 | 2011-01-04 | International Business Machines Corporation | Method of forming a cross-section hourglass shaped channel region for charge carrier mobility modification |
| US7635620B2 (en) | 2006-01-10 | 2009-12-22 | International Business Machines Corporation | Semiconductor device structure having enhanced performance FET device |
| US20070158743A1 (en) * | 2006-01-11 | 2007-07-12 | International Business Machines Corporation | Thin silicon single diffusion field effect transistor for enhanced drive performance with stress film liners |
| US7691698B2 (en) * | 2006-02-21 | 2010-04-06 | International Business Machines Corporation | Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain |
| US8461009B2 (en) * | 2006-02-28 | 2013-06-11 | International Business Machines Corporation | Spacer and process to enhance the strain in the channel with stress liner |
| US7608489B2 (en) * | 2006-04-28 | 2009-10-27 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
| US7521307B2 (en) * | 2006-04-28 | 2009-04-21 | International Business Machines Corporation | CMOS structures and methods using self-aligned dual stressed layers |
| US7615418B2 (en) * | 2006-04-28 | 2009-11-10 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
| US20070262476A1 (en) * | 2006-05-09 | 2007-11-15 | Promos Technologies Pte. Ltd. | Method for providing STI structures with high coupling ratio in integrated circuit manufacturing |
| US8853746B2 (en) * | 2006-06-29 | 2014-10-07 | International Business Machines Corporation | CMOS devices with stressed channel regions, and methods for fabricating the same |
| US7790540B2 (en) | 2006-08-25 | 2010-09-07 | International Business Machines Corporation | Structure and method to use low k stress liner to reduce parasitic capacitance |
| US7462522B2 (en) | 2006-08-30 | 2008-12-09 | International Business Machines Corporation | Method and structure for improving device performance variation in dual stress liner technology |
| US8754446B2 (en) * | 2006-08-30 | 2014-06-17 | International Business Machines Corporation | Semiconductor structure having undercut-gate-oxide gate stack enclosed by protective barrier material |
| EP1998602B1 (en) * | 2007-03-29 | 2014-03-05 | Alpha Metals, Inc. | Method of manufacturing electrical contacts |
| US8115254B2 (en) | 2007-09-25 | 2012-02-14 | International Business Machines Corporation | Semiconductor-on-insulator structures including a trench containing an insulator stressor plug and method of fabricating same |
| US8492846B2 (en) | 2007-11-15 | 2013-07-23 | International Business Machines Corporation | Stress-generating shallow trench isolation structure having dual composition |
| US8598006B2 (en) | 2010-03-16 | 2013-12-03 | International Business Machines Corporation | Strain preserving ion implantation methods |
| CN102376619B (zh) * | 2010-08-12 | 2014-02-26 | 上海华虹宏力半导体制造有限公司 | 以ono作为硬质掩膜层形成浅沟槽结构的方法 |
| CN102361007A (zh) * | 2011-11-02 | 2012-02-22 | 上海宏力半导体制造有限公司 | 沟槽刻蚀方法以及半导体器件 |
| CN104347473A (zh) * | 2013-08-05 | 2015-02-11 | 中芯国际集成电路制造(北京)有限公司 | 浅沟槽隔离结构及其形成方法 |
| TWI755545B (zh) * | 2017-11-09 | 2022-02-21 | 台灣積體電路製造股份有限公司 | 包含隔離結構之半導體結構及其製作方法 |
| US10515845B2 (en) | 2017-11-09 | 2019-12-24 | Taiwan Semiconductor Manufacturing Company Ltd. | Semiconductor structure including isolations and method for manufacturing the same |
| CN115083911B (zh) * | 2022-05-11 | 2025-10-03 | 上海华虹宏力半导体制造有限公司 | Tmbs器件及其制备方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5893744A (en) * | 1997-01-28 | 1999-04-13 | Advanced Micro Devices | Method of forming a zero layer mark for alignment in integrated circuit manufacturing process employing shallow trench isolation |
| SE520115C2 (sv) * | 1997-03-26 | 2003-05-27 | Ericsson Telefon Ab L M | Diken med plan ovansida |
| US5872045A (en) * | 1997-07-14 | 1999-02-16 | Industrial Technology Research Institute | Method for making an improved global planarization surface by using a gradient-doped polysilicon trench--fill in shallow trench isolation |
| TW501230B (en) * | 1997-10-04 | 2002-09-01 | United Microelectronics Corp | Manufacture method shallow trench isolation |
| US6372601B1 (en) * | 1998-09-03 | 2002-04-16 | Micron Technology, Inc. | Isolation region forming methods |
| US6027982A (en) * | 1999-02-05 | 2000-02-22 | Chartered Semiconductor Manufacturing Ltd. | Method to form shallow trench isolation structures with improved isolation fill and surface planarity |
-
2002
- 2002-01-04 US US10/037,551 patent/US6461936B1/en not_active Expired - Lifetime
-
2003
- 2003-01-03 DE DE60302353T patent/DE60302353T2/de not_active Expired - Lifetime
- 2003-01-03 TW TW092100133A patent/TW200301933A/zh unknown
- 2003-01-03 EP EP03729419A patent/EP1502297B8/en not_active Expired - Lifetime
- 2003-01-03 CN CNB038019590A patent/CN1314099C/zh not_active Expired - Fee Related
- 2003-01-03 WO PCT/EP2003/000037 patent/WO2003060991A2/en not_active Ceased
Also Published As
| Publication number | Publication date |
|---|---|
| EP1502297B8 (en) | 2006-07-05 |
| US6461936B1 (en) | 2002-10-08 |
| WO2003060991A2 (en) | 2003-07-24 |
| EP1502297B1 (en) | 2005-11-16 |
| DE60302353T2 (de) | 2006-08-03 |
| DE60302353D1 (de) | 2005-12-22 |
| EP1502297A2 (en) | 2005-02-02 |
| CN1314099C (zh) | 2007-05-02 |
| CN1739195A (zh) | 2006-02-22 |
| WO2003060991A3 (en) | 2004-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TW200301933A (en) | Double pullback method of filing an isolation trench | |
| TW484185B (en) | Anisotropic nitride etch process with high selectivity to oxide and photoresist layers in a demascene etch scheme | |
| JP3382143B2 (ja) | シリコン基板に分離領域を形成する方法および分離領域の構造 | |
| TWI220063B (en) | Method for limiting divot formation in post shallow trench isolation processes | |
| TW554472B (en) | A method for forming shallow trench isolation | |
| US6750117B1 (en) | Shallow trench isolation process | |
| US6566228B1 (en) | Trench isolation processes using polysilicon-assisted fill | |
| US6207534B1 (en) | Method to form narrow and wide shallow trench isolations with different trench depths to eliminate isolation oxide dishing | |
| JPS62500762A (ja) | 半導体基板への絶縁領域の形成方法 | |
| TWI309449B (en) | Shallow trench isolation and method of fabricating the same | |
| JPS6266647A (ja) | 酸化物分離領域の形成方法 | |
| US8932935B2 (en) | Forming three dimensional isolation structures | |
| TWI291213B (en) | Method of fabricating flash memory device | |
| TW540135B (en) | Method of forming shallow trench isolation region | |
| CN107706187B (zh) | 三维存储器及其形成方法 | |
| CN104319257A (zh) | 一种浅沟槽隔离结构的制造方法 | |
| TWI243417B (en) | Method for manufacturing device isolation film of semiconductor device | |
| TW522452B (en) | Semiconductor device and method of manufacturing the same | |
| JP2002025986A (ja) | ドライエッチング方法 | |
| CN105719996B (zh) | 半导体结构的形成方法 | |
| US6900112B2 (en) | Process for forming shallow trench isolation region with corner protection layer | |
| US6551900B1 (en) | Trench gate oxide formation method | |
| US7157349B2 (en) | Method of manufacturing a semiconductor device with field isolation regions consisting of grooves filled with isolation material | |
| TW565904B (en) | Method for forming a shallow trench isolation structure | |
| KR100514530B1 (ko) | 반도체 소자의 샐로우 트렌치 아이솔레이션을 위한 방법 |