TR199902280A2 - Eş zamanlama devresi. - Google Patents
Eş zamanlama devresi.Info
- Publication number
- TR199902280A2 TR199902280A2 TR1999/02280A TR9902280A TR199902280A2 TR 199902280 A2 TR199902280 A2 TR 199902280A2 TR 1999/02280 A TR1999/02280 A TR 1999/02280A TR 9902280 A TR9902280 A TR 9902280A TR 199902280 A2 TR199902280 A2 TR 199902280A2
- Authority
- TR
- Turkey
- Prior art keywords
- microprocessors
- cards
- values
- ensure
- timing circuit
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1658—Data re-synchronization of a redundant component, or initial sync of replacement, additional or spare unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1683—Temporal synchronisation or re-synchronisation of redundant processing components at instruction level
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Hardware Redundancy (AREA)
- Debugging And Monitoring (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Bus Control (AREA)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TR1999/02280A TR199902280A2 (xx) | 1999-09-17 | 1999-09-17 | Eş zamanlama devresi. |
GB0208703A GB2371390B (en) | 1999-09-17 | 2000-09-18 | Synchroniser circuit |
AU76989/00A AU7698900A (en) | 1999-09-17 | 2000-09-18 | Synchronizer circuit |
PCT/TR2000/000050 WO2001020465A2 (en) | 1999-09-17 | 2000-09-18 | Synchronizer circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
TR1999/02280A TR199902280A2 (xx) | 1999-09-17 | 1999-09-17 | Eş zamanlama devresi. |
Publications (1)
Publication Number | Publication Date |
---|---|
TR199902280A2 true TR199902280A2 (xx) | 2001-02-21 |
Family
ID=21622162
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TR1999/02280A TR199902280A2 (xx) | 1999-09-17 | 1999-09-17 | Eş zamanlama devresi. |
Country Status (4)
Country | Link |
---|---|
AU (1) | AU7698900A (xx) |
GB (1) | GB2371390B (xx) |
TR (1) | TR199902280A2 (xx) |
WO (1) | WO2001020465A2 (xx) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10122693B4 (de) * | 2001-05-10 | 2004-05-06 | Siemens Ag | Verfahren zum Betreiben einer redundanten Prozessoreinheit für ein hochverfügbares Rechensystem |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3864670A (en) * | 1970-09-30 | 1975-02-04 | Yokogawa Electric Works Ltd | Dual computer system with signal exchange system |
FR2561410B1 (fr) * | 1984-03-13 | 1987-11-20 | Merlin Gerin | Commande de process associe a deux automates programmables redondants |
CA1239227A (en) * | 1984-10-17 | 1988-07-12 | Randy D. Pfeifer | Method of and arrangement for ordering of multiprocessor operations in a multiprocessor system |
EP0306211A3 (en) * | 1987-09-04 | 1990-09-26 | Digital Equipment Corporation | Synchronized twin computer system |
DE4341082A1 (de) * | 1993-12-02 | 1995-06-08 | Teves Gmbh Alfred | Schaltungsanordnung für sicherheitskritische Regelungssysteme |
-
1999
- 1999-09-17 TR TR1999/02280A patent/TR199902280A2/xx unknown
-
2000
- 2000-09-18 GB GB0208703A patent/GB2371390B/en not_active Expired - Fee Related
- 2000-09-18 WO PCT/TR2000/000050 patent/WO2001020465A2/en active Application Filing
- 2000-09-18 AU AU76989/00A patent/AU7698900A/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
WO2001020465A3 (en) | 2001-12-27 |
AU7698900A (en) | 2001-04-17 |
GB0208703D0 (en) | 2002-05-29 |
GB2371390B (en) | 2004-07-14 |
WO2001020465A2 (en) | 2001-03-22 |
GB2371390A (en) | 2002-07-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940012146A (ko) | Cpu와 승산기를 갖는 반도체집적회로 | |
GB2342740A (en) | Source synchronous interface between master and slave using a deskew latch | |
JPH04304531A (ja) | エミュレーション装置とそれに使用するマイクロコントローラ | |
JP2011513845A (ja) | アドレス信号/制御信号のためのダブル・データ・レートのスキームを使用する、インタフェース・ピンの要件が低減された二重チャネル・メモリ・アーキテクチャ | |
CN101226767B (zh) | 双端口ram的读写控制电路、方法及装置 | |
ATE422093T1 (de) | Test von rambusspeicherbausteinen | |
TR199902280A2 (xx) | Eş zamanlama devresi. | |
JP2992284B1 (ja) | 信号処理装置 | |
TW517186B (en) | Main board and computer system with multiple memory module slots | |
WO2000020973A3 (en) | Method and arrangement for memory management | |
SU1695381A1 (ru) | Запоминающее устройство | |
JPH0335381A (ja) | 携帯可能電子装置 | |
KR100446282B1 (ko) | 시스템 버스 인터페이스 회로 | |
JPS6436363A (en) | System for making access to dual port memory | |
JPS62125460A (ja) | I/oアクセス方式 | |
CN116049052A (zh) | 一种使并行总线处理器单步访问can总线控制器sja1000的装置 | |
KR900005798B1 (ko) | Cpu 공유회로 | |
JPH03214275A (ja) | 半導体集積回路 | |
SU1697083A2 (ru) | Устройство обмена данными | |
JPS58109898U (ja) | P−romライタ | |
KR870003281Y1 (ko) | 인터페이스회로 | |
JPH03296142A (ja) | 半導体集積回路 | |
CA2294245A1 (en) | Device for exchanging asynchronous data between two microprocessors | |
JPS603701B2 (ja) | メモリ回路のアクセス方式 | |
JPH0335386A (ja) | 携帯可能電子装置 |