SU736176A1 - Ferrite matrix testing device - Google Patents

Description

one

The invention relates to computing and is intended to control ferrite matrices.

A device for controlling memory matrices of a RAM, comprising a control unit, an address register unit, a decoder unit, a pressure device for a tested ferrite matrix, a control unit, a read amplifier unit, current drivers 1, is known.

The closest technical solution to the invention is a device that contains a control unit connected to address registers, decoders, read amplifiers, a comparison unit, a multi-stage current generator unit, switches and a diagnostic test unit, and a pattern for a controlled ferrite matrix connected to switches and read amplifiers 2.

However, the lack of automatic monitoring of the control results reduces the speed and reliability of this device; in addition, it allows determining the information storage area (NCI) of monitored fsrrit matrices by only four points, which reduces the quality of the matrix checks.

The aim of the invention is to increase the speed and reliability of the device.

This is achieved by the fact that the device for monitoring ferrite matrices contains a block for setting and analyzing modes, the inputs of which are connected to the output of the diagnostic test execution unit and the comparison unit, and the outputs are connected to the inputs of the multi-stage current generators and the control unit, and the control result recording unit, the inputs which are connected to the outputs of the register of the address of the control unit, the comparator unit, the unit performing 15 diagnostic tests and to the second output of the task setting and mode analysis, and the output is connected to the registering device rum.

The drawing shows the block diagram of the device.

20

It contains a control unit 1, a registering device (RP) 2, a unit 3 for recording control results, an address register 4, a decoder 5, a unit 6 for performing diagnostics of most tests, switches 7, 1 and set 8, b / w 9 for setting and analyzing modes, multi-stage generators currents 10, amplifiers P readout., unit 12 comparison.

The device works as follows. When determining the storage area of information (OX matrices, the operator on the control panel sets the current boundary values, the test program, the type of diapetic tests, the type of area (full or partial OKHI), the method of displaying the test results {automatic printing or manual recording) and starts. devices.

: At the same time, the control unit 1 generates all the necessary signal for triggering the address registers 4, decoders 5, block 3 of the registering results of the control (if enabled) of unit 6 for performing diagstic tests and unit 9 for setting and analyzing modes. AT

Depending on the set operation mode, the level changes in block 9 of setting and analyzing the modes.

the first level - when performing rzchny mode of verification;

the second level - when performing the automatic mode of removal (determination) of the partial area on four points;

the third level is when performing the Augomash mode of removing (determining) the full area in the whole range of current variation.

When the partial OXI matrices are removed by a signal from the control unit and unit 9, the tasks of modalization of modes go to the second organizational level in the second, it produces codes defining the value of currents for each of the 4 points and the sequence of their execution. The values of these codes are sent to the multi-stage current generators 10. When the full NCI is completed, the unit 9 assigns and analyzes the modes to the third organizational level, this starts the multi-stage current generators 10 and through the switches 7, according to the address of the memory cell, to the controlled the matrix installed on template 8 receives impulses of address and discharge currents corresponding to the nominal values. At the same time, in block 9 of the task and analysis of modes by a signal from block 6 of diagnostic tests the program is analyzed at the nominal current values and the corresponding information is recorded (diagnostic test). Further, the code corresponding to the maximum current value is stored in accordance with the program and area removal method (NCI), while the code of the nominal current value remains. The address current corresponds to the maximum value, and the discharge current decreases with the resolution set on the panel. At each step of changing the discharge current (at a constant address), block 9 analyzes information coming from the storage cells of the matrix under test.

If there are errors from the unit compared to effl 12, characterizing that the current value lies outside the sustainable information storage area (UIH), then the unit produces signals dd for further bypassing the region. Then, at the maximum of the address current, the discharge current increases to the maximum with a fixed resolution. At each step of changing the current, block 9 analyzes the information from the matrix being checked, highlighting (if any) the value of the currents corresponding to the UHI.

After one full1: .shift step of automatic program change and for-shirovaniya currents, then the second begins, and so on. full step with the only time that the address current decreases after each full step of changing the discharge current by the same resolution as the -c control panel.

The process of executing the full steps of automatic programmatic change of the currents, ensuring the removal of the full WALP and its actually existing geometrical shape, is carried out before the condition that the minimum of the address current in the WALER is matched. This completes the OHS determination process.

As in the case of part and full zone removal, the code from the task setting and mode analysis unit 9 goes to the multi-stage current generators 10, which form the address and discharge current by code, which through the switches 7 acts on the ferrites (storing cells) of the tested matrix . After amplifying the signals from the checked matrix with readout AND sensors and analyzing them by the comparator unit 12, feedback is provided in the device, thanks to which it is possible to have information about the value of currents, amplitude and shape of the read signal, the nature of errors from the ferrites of the fault address matrix being tested, diagnostic test and verification program.

With automatic registration, it is provided that all the necessary information on the value of currents, addresses of malfunctions and the geometric shape of UHI is provided to a recording device 2.

Claims (2)

The technical and economic effect created by the invention is that the device for controlling ferrite matrices improves productivity in testing, due to the fact that the process of monitoring ferrite matrices is fully automated, the automatic registration of test results allows for reliability and quality of testing. Claims An apparatus for monitoring ferrite matrices, comprising a control unit connected to address registers, read decoders, a comparison unit, a multi-stage current generator, switches and a diagnostic test unit, and a template for a controlled ferrite matrix connected to switches and read amplifiers, which are distinguished by the fact that, for the purpose of po66, the first action speed and reliability of the device was increased, it contains a block for setting and analyzing modes, whose inputs are connected to by the progress of the diagnostic test execution unit and the comparison unit, and the outputs with the inputs of the multi-stage current generators and the control unit, and the monitoring results recording unit, the inputs of which are connected to the outputs of the address registration unit, the control unit, the comparison unit, the diagnostic tests execution unit and the second output block assignment and analysis of their modes, and the output is connected to a recording device. Sources of information taken into account during the examination 1. Author's certificate of the USSR N 3811100, J1. G 11 C 29/00. 2. USSR author's certificate number 376813, cl. G 11 C 29/00 (prototype).