SU416754A1 - - Google Patents

Info

Publication number
SU416754A1
SU416754A1 SU1776039A SU1776039A SU416754A1 SU 416754 A1 SU416754 A1 SU 416754A1 SU 1776039 A SU1776039 A SU 1776039A SU 1776039 A SU1776039 A SU 1776039A SU 416754 A1 SU416754 A1 SU 416754A1
Authority
SU
USSR - Soviet Union
Prior art keywords
trigger
elements
inputs
cell
output
Prior art date
Application number
SU1776039A
Other languages
English (en)
Russian (ru)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to SU1776039A priority Critical patent/SU416754A1/ru
Application granted granted Critical
Publication of SU416754A1 publication Critical patent/SU416754A1/ru

Links

Landscapes

  • Manipulation Of Pulses (AREA)
SU1776039A 1972-04-24 1972-04-24 SU416754A1 (enrdf_load_stackoverflow)

Priority Applications (1)

Application Number Priority Date Filing Date Title
SU1776039A SU416754A1 (enrdf_load_stackoverflow) 1972-04-24 1972-04-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU1776039A SU416754A1 (enrdf_load_stackoverflow) 1972-04-24 1972-04-24

Publications (1)

Publication Number Publication Date
SU416754A1 true SU416754A1 (enrdf_load_stackoverflow) 1974-02-25

Family

ID=20511625

Family Applications (1)

Application Number Title Priority Date Filing Date
SU1776039A SU416754A1 (enrdf_load_stackoverflow) 1972-04-24 1972-04-24

Country Status (1)

Country Link
SU (1) SU416754A1 (enrdf_load_stackoverflow)

Similar Documents

Publication Publication Date Title
US6166564A (en) Control circuit for clock enable staging
US5625311A (en) System clock generating circuit having a power saving mode capable of maintaining a satisfactory processing speed
JPH04319693A (ja) タイマ入力制御回路及びカウンタ制御回路
US6242958B1 (en) Master slave flip flop as a dynamic latch
SU416754A1 (enrdf_load_stackoverflow)
JPH07193492A (ja) 同期式2進カウンタ
US5175453A (en) Configurable pulse generator, especially for implementing signal delays in semiconductor devices
US5298799A (en) Single-shot circuit with fast reset
US20220246191A1 (en) Refresh circuit and memory
SU652618A1 (ru) Ячейка пам ти сдвигового регистра
JP2752513B2 (ja) シーケンサ回路
JPH0730380A (ja) ラッチ回路およびそれを用いた論理回路
KR960014138B1 (ko) 이상폭 클록 발생기를 이용한 메모리 판독 신호 발생 회로
SU364964A1 (ru) Всесоюзная пат?111110-1шяп?!
SU1223218A1 (ru) Устройство дл формировани импульсов
JPH02159118A (ja) 出力回路
SU447847A1 (ru) Устройство дл формировани двоичных последовательностей
SU849467A1 (ru) Устройство согласовани высоковольтнойКОММуТАциОННОй цЕпи C иНТЕгРАльНОйМиКРОСХЕМОй
SU1305625A2 (ru) Программное устройство
SU1108510A1 (ru) Устройство дл контрол регистра сдвига
JPH06177723A (ja) パルス幅変調回路
SU1061238A1 (ru) Умножитель частоты следовани импульсов
SU1504801A1 (ru) Управляемый делитель частоты следования импульсов
SU399054A1 (ru) Формирователь импульсов
JPS58219625A (ja) クロツク信号発生回路