SG144858A1 - Method for reducing and homogenizing the thickness of a semiconductor layer which lies on the surface of an electrically insulating material - Google Patents
Method for reducing and homogenizing the thickness of a semiconductor layer which lies on the surface of an electrically insulating materialInfo
- Publication number
- SG144858A1 SG144858A1 SG200800583-7A SG2008005837A SG144858A1 SG 144858 A1 SG144858 A1 SG 144858A1 SG 2008005837 A SG2008005837 A SG 2008005837A SG 144858 A1 SG144858 A1 SG 144858A1
- Authority
- SG
- Singapore
- Prior art keywords
- semiconductor layer
- thickness
- homogenizing
- lies
- reducing
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 7
- 239000012777 electrically insulating material Substances 0.000 title abstract 3
- 239000000463 material Substances 0.000 abstract 2
- 230000007423 decrease Effects 0.000 abstract 1
- 230000003628 erosive effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/30604—Chemical etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/304—Mechanical treatment, e.g. grinding, polishing, cutting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Weting (AREA)
- Drying Of Semiconductors (AREA)
- Formation Of Insulating Films (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102007006151A DE102007006151B4 (de) | 2007-02-07 | 2007-02-07 | Verfahren zur Verringerung und Homogenisierung der Dicke einer Halbleiterschicht, die sich auf der Oberfläche eines elektrisch isolierenden Materials befindet |
Publications (1)
Publication Number | Publication Date |
---|---|
SG144858A1 true SG144858A1 (en) | 2008-08-28 |
Family
ID=39156375
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SG200800583-7A SG144858A1 (en) | 2007-02-07 | 2008-01-22 | Method for reducing and homogenizing the thickness of a semiconductor layer which lies on the surface of an electrically insulating material |
Country Status (8)
Country | Link |
---|---|
US (1) | US7988876B2 (ja) |
EP (1) | EP1956643B1 (ja) |
JP (1) | JP5072633B2 (ja) |
KR (1) | KR100922834B1 (ja) |
CN (1) | CN101241856B (ja) |
DE (1) | DE102007006151B4 (ja) |
SG (1) | SG144858A1 (ja) |
TW (1) | TWI415184B (ja) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2991099B1 (fr) * | 2012-05-25 | 2014-05-23 | Soitec Silicon On Insulator | Procede de traitement d'une structure semi-conducteur sur isolant en vue d'uniformiser l'epaisseur de la couche semi-conductrice |
JP7039706B2 (ja) * | 2018-07-20 | 2022-03-22 | 富士フイルム株式会社 | 処理液および処理方法 |
US11869774B2 (en) * | 2020-09-25 | 2024-01-09 | Changxin Memory Technologies, Inc. | Method for improving etching rate of wet etching |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0405886B1 (en) * | 1989-06-26 | 1996-11-27 | Hashimoto Chemical Industries Co., Ltd. | Surface treatment agent for fine surface treatment |
US5277835A (en) * | 1989-06-26 | 1994-01-11 | Hashimoto Chemical Industries Co., Ltd. | Surface treatment agent for fine surface treatment |
JPH0834198B2 (ja) * | 1990-11-28 | 1996-03-29 | 信越半導体株式会社 | Soi基板における単結晶薄膜層の膜厚制御方法 |
JPH0817166B2 (ja) | 1991-04-27 | 1996-02-21 | 信越半導体株式会社 | 超薄膜soi基板の製造方法及び製造装置 |
DE69333152T2 (de) * | 1992-01-30 | 2004-05-27 | Canon K.K. | Verfahren zur Herstellung eines Halbleitersubstrates |
JP3119384B2 (ja) | 1992-01-31 | 2000-12-18 | キヤノン株式会社 | 半導体基板及びその作製方法 |
JP3250673B2 (ja) * | 1992-01-31 | 2002-01-28 | キヤノン株式会社 | 半導体素子基体とその作製方法 |
JP2663923B2 (ja) * | 1995-06-15 | 1997-10-15 | 日本電気株式会社 | Soi基板の製造方法 |
US5756403A (en) * | 1995-12-29 | 1998-05-26 | Philips Electronics North America | Method of preferentially etching a semiconductor substrate with respect to epitaxial layers |
US6391793B2 (en) * | 1999-08-30 | 2002-05-21 | Micron Technology, Inc. | Compositions for etching silicon with high selectivity to oxides and methods of using same |
JP2004128079A (ja) | 2002-09-30 | 2004-04-22 | Speedfam Co Ltd | Soiウェハーのための多段局所ドライエッチング方法 |
JP4509488B2 (ja) * | 2003-04-02 | 2010-07-21 | 株式会社Sumco | 貼り合わせ基板の製造方法 |
US7256104B2 (en) * | 2003-05-21 | 2007-08-14 | Canon Kabushiki Kaisha | Substrate manufacturing method and substrate processing apparatus |
US7115207B2 (en) * | 2003-07-01 | 2006-10-03 | International Businss Machines Corporation | Moly mask construction and process |
DE10344351A1 (de) * | 2003-09-24 | 2005-05-19 | Infineon Technologies Ag | Verfahren zum anisotropen Ätzen von Silizium |
JP2005228965A (ja) * | 2004-02-13 | 2005-08-25 | Elpida Memory Inc | 半導体装置の製造方法およびその製造装置 |
JP2005347587A (ja) * | 2004-06-04 | 2005-12-15 | Sony Corp | ドライエッチング後の洗浄液組成物および半導体装置の製造方法 |
DE102004054566B4 (de) * | 2004-11-11 | 2008-04-30 | Siltronic Ag | Verfahren und Vorrichtung zum Einebnen einer Halbleiterscheibe sowie Halbleiterscheibe mit verbesserter Ebenheit |
JP4693642B2 (ja) * | 2006-01-30 | 2011-06-01 | 株式会社東芝 | 半導体装置の製造方法および洗浄装置 |
-
2007
- 2007-02-07 DE DE102007006151A patent/DE102007006151B4/de not_active Withdrawn - After Issue
- 2007-12-12 EP EP07024113.8A patent/EP1956643B1/de active Active
- 2007-12-28 CN CN2007103059488A patent/CN101241856B/zh active Active
-
2008
- 2008-01-07 KR KR1020080001673A patent/KR100922834B1/ko active IP Right Grant
- 2008-01-22 SG SG200800583-7A patent/SG144858A1/en unknown
- 2008-01-31 US US12/023,223 patent/US7988876B2/en active Active
- 2008-02-05 TW TW097104535A patent/TWI415184B/zh active
- 2008-02-07 JP JP2008027990A patent/JP5072633B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
DE102007006151B4 (de) | 2008-11-06 |
JP5072633B2 (ja) | 2012-11-14 |
KR100922834B1 (ko) | 2009-10-20 |
CN101241856A (zh) | 2008-08-13 |
EP1956643B1 (de) | 2014-04-09 |
JP2008193100A (ja) | 2008-08-21 |
TW200834709A (en) | 2008-08-16 |
TWI415184B (zh) | 2013-11-11 |
US20080188084A1 (en) | 2008-08-07 |
US7988876B2 (en) | 2011-08-02 |
EP1956643A1 (de) | 2008-08-13 |
DE102007006151A1 (de) | 2008-08-14 |
KR20080074023A (ko) | 2008-08-12 |
CN101241856B (zh) | 2011-08-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK1094232A1 (en) | Method for forming a polymer film on a surface that conducts or semiconducts electricity by means of electrografting, surfaces obtained, and applications thereof | |
SG11201900082RA (en) | Electronic switching element | |
TW200834198A (en) | Display device and method of producing the same | |
WO2012033326A3 (ko) | 다공성 세라믹 표면을 밀봉하는 치밀한 희토류 금속 산화물 코팅막 및 이의 제조방법 | |
MX2018006611A (es) | Pelicula y metodo para producir una pelicula. | |
ATE502690T1 (de) | Oberflächenplasmagasverarbeitung | |
TW200733145A (en) | Electron attachment assisted formation of electrical conductors | |
MY158913A (en) | Material for electric contact and method of producing the same | |
TW200607145A (en) | Electrode, and method for preparing the same | |
TWI346388B (en) | Method of etching metals with high selecitivity to an underlying dielectric material layer | |
SG155152A1 (en) | Integrated circuit system employing resistance altering techniques | |
WO2013033562A3 (en) | Composition for corrosion prevention | |
WO2009003542A3 (de) | Verfahren zur herstellung von leiterbahnbrücken und bauteil mit leitfähiger schicht | |
IL179152A0 (en) | Method of electric discharge surface treatment | |
ATE501988T1 (de) | Aluminiumoxidgesintertes produkt und herstellungsverfahren dafür | |
TW200705462A (en) | Black conductive thick film compositions, black electrodes, and methods of forming thereof | |
MY150435A (en) | Composition for forming silicon-containing fine pattern and method for forming fine pattern using the same | |
TW200735428A (en) | Electronic element, current control device, arithmetic device, and display device | |
TW200603907A (en) | Method for protecting substrate | |
TW200644418A (en) | Chemical compound semiconductor device | |
BR112012011692A2 (ja) | Circuit connection material and connection structure of a circuit component using it | |
WO2007119200A3 (en) | An electro-optic device and a method for producing the same | |
TW200501289A (en) | Interconnect apparatus and methods | |
WO2013011127A3 (de) | Thermoelektrisches modul, verfahren zur herstellung eines thermoelektrischen moduls und verwendung eines metallischen glases oder eines gesinterten werkstoffes | |
SG144858A1 (en) | Method for reducing and homogenizing the thickness of a semiconductor layer which lies on the surface of an electrically insulating material |