SE8503528D0 - DIGITAL MULTIPLIER - Google Patents

DIGITAL MULTIPLIER

Info

Publication number
SE8503528D0
SE8503528D0 SE8503528A SE8503528A SE8503528D0 SE 8503528 D0 SE8503528 D0 SE 8503528D0 SE 8503528 A SE8503528 A SE 8503528A SE 8503528 A SE8503528 A SE 8503528A SE 8503528 D0 SE8503528 D0 SE 8503528D0
Authority
SE
Sweden
Prior art keywords
cell
digital multiplier
multiplying
successive
bit
Prior art date
Application number
SE8503528A
Other languages
Swedish (sv)
Other versions
SE8503528L (en
Inventor
R C J Hicks
Original Assignee
Ferranti Plc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ferranti Plc filed Critical Ferranti Plc
Publication of SE8503528D0 publication Critical patent/SE8503528D0/en
Publication of SE8503528L publication Critical patent/SE8503528L/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/525—Multiplying only in serial-serial fashion, i.e. both operands being entered serially
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining
    • G06F2207/3892—Systolic array

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Image Processing (AREA)

Abstract

A digital multiplier for multiplying together two binary numbers includes a linear array of bit processing cells. Each cell has two input connections (Ia, Ib) to which are applied successive bits of the two numbers, and two output connections (Oa, Ob) by means of which the successive bits are applied to the next cell. Each cell also includes multiplying means (G) for multiplying together one bit of each number, and an adder (AD) operable to add together and store the results of successive multiplication operations. <IMAGE>
SE8503528A 1984-07-21 1985-07-19 DIGITAL MULTIPLICATOR SE8503528L (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8418673A GB2162345B (en) 1984-07-21 1984-07-21 Digital multiplier

Publications (2)

Publication Number Publication Date
SE8503528D0 true SE8503528D0 (en) 1985-07-19
SE8503528L SE8503528L (en) 1986-01-22

Family

ID=10564283

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8503528A SE8503528L (en) 1984-07-21 1985-07-19 DIGITAL MULTIPLICATOR

Country Status (6)

Country Link
JP (1) JPS6136840A (en)
DE (1) DE3525558A1 (en)
FR (1) FR2568034A1 (en)
GB (1) GB2162345B (en)
NL (1) NL8502077A (en)
SE (1) SE8503528L (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1986002474A1 (en) * 1984-10-16 1986-04-24 The Commonwealth Of Australia Care Of The Secretar A cellular floating-point serial-pipelined multiplier

Also Published As

Publication number Publication date
GB2162345A (en) 1986-01-29
NL8502077A (en) 1986-02-17
GB2162345B (en) 1987-07-01
GB8418673D0 (en) 1984-09-12
SE8503528L (en) 1986-01-22
FR2568034A1 (en) 1986-01-24
DE3525558A1 (en) 1986-01-30
JPS6136840A (en) 1986-02-21

Similar Documents

Publication Publication Date Title
GB2348992A (en) Logic circuit
US4267580A (en) CCD Analog and digital correlators
GB1280906A (en) Multiplying device
EA200000462A1 (en) ARITHMETIC DEVICE FOR WORKING WITH FULL NUMBERS WITH MULTIPLE INCREASED ACCURACY
CA2039988A1 (en) Processor chip
KR910006838A (en) Digital addition circuit
GB2149538A (en) Digital multiplier
SE8503528D0 (en) DIGITAL MULTIPLIER
RU2689819C1 (en) Vector multiformat multiplier
KR950004225B1 (en) High speed carry adding adder
ES8402090A1 (en) MOS integrated circuit fast multiplier.
US4811270A (en) Merged CCD/MOS integrated circuit
JPS57147754A (en) Digital parallel adder
GB1476603A (en) Digital multipliers
JPS57187725A (en) Digital logarithmic converter
SU1714589A1 (en) Multiinput serial adder
JPS54156446A (en) Code conversion system
SU1667059A2 (en) Device for multiplying two numbers
CN110716709B (en) Multi-precision large integer arithmetic operation accelerating unit supporting normal carry borrowing transfer
JPS56143051A (en) Data shift circuit
SU1173410A1 (en) Apparatus for multiplication in the excessive serial code
GB2179770A (en) Method and digital circuit for fixed coefficient serial multiplication
SU1305666A1 (en) Multiplying device
SU1229758A1 (en) Multiplying device
SU1363477A1 (en) Device for counting unit number

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8503528-5

Effective date: 19890201