SE8503528L - DIGITAL MULTIPLICATOR - Google Patents

DIGITAL MULTIPLICATOR

Info

Publication number
SE8503528L
SE8503528L SE8503528A SE8503528A SE8503528L SE 8503528 L SE8503528 L SE 8503528L SE 8503528 A SE8503528 A SE 8503528A SE 8503528 A SE8503528 A SE 8503528A SE 8503528 L SE8503528 L SE 8503528L
Authority
SE
Sweden
Prior art keywords
cell
multiplying
digital
multiplicator
successive
Prior art date
Application number
SE8503528A
Other languages
Unknown language ( )
Swedish (sv)
Other versions
SE8503528D0 (en
Inventor
R C J Hicks
Original Assignee
Ferranti Plc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ferranti Plc filed Critical Ferranti Plc
Publication of SE8503528D0 publication Critical patent/SE8503528D0/en
Publication of SE8503528L publication Critical patent/SE8503528L/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/525—Multiplying only in serial-serial fashion, i.e. both operands being entered serially
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3884—Pipelining
    • G06F2207/3892—Systolic array

Abstract

A digital multiplier for multiplying together two binary numbers includes a linear array of bit processing cells. Each cell has two input connections (Ia, Ib) to which are applied successive bits of the two numbers, and two output connections (Oa, Ob) by means of which the successive bits are applied to the next cell. Each cell also includes multiplying means (G) for multiplying together one bit of each number, and an adder (AD) operable to add together and store the results of successive multiplication operations. <IMAGE>
SE8503528A 1984-07-21 1985-07-19 DIGITAL MULTIPLICATOR SE8503528L (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8418673A GB2162345B (en) 1984-07-21 1984-07-21 Digital multiplier

Publications (2)

Publication Number Publication Date
SE8503528D0 SE8503528D0 (en) 1985-07-19
SE8503528L true SE8503528L (en) 1986-01-22

Family

ID=10564283

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8503528A SE8503528L (en) 1984-07-21 1985-07-19 DIGITAL MULTIPLICATOR

Country Status (6)

Country Link
JP (1) JPS6136840A (en)
DE (1) DE3525558A1 (en)
FR (1) FR2568034A1 (en)
GB (1) GB2162345B (en)
NL (1) NL8502077A (en)
SE (1) SE8503528L (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4799182A (en) * 1984-10-16 1989-01-17 The Commonwealth Of Australia Cellular floating-point serial pipelined multiplier

Also Published As

Publication number Publication date
JPS6136840A (en) 1986-02-21
FR2568034A1 (en) 1986-01-24
DE3525558A1 (en) 1986-01-30
GB8418673D0 (en) 1984-09-12
GB2162345B (en) 1987-07-01
NL8502077A (en) 1986-02-17
GB2162345A (en) 1986-01-29
SE8503528D0 (en) 1985-07-19

Similar Documents

Publication Publication Date Title
US4281391A (en) Number theoretic processor
US5262976A (en) Plural-bit recoding multiplier
GB2348992A (en) Logic circuit
US4748582A (en) Parallel multiplier array with foreshortened sign extension
JPS60229140A (en) Double precision multiplier
GB1280906A (en) Multiplying device
JPS6470827A (en) Apparatus and method for performing shift operation within multipler array circuit
JPS56161772A (en) Original reader
SE8503528L (en) DIGITAL MULTIPLICATOR
RU2689819C1 (en) Vector multiformat multiplier
US4811270A (en) Merged CCD/MOS integrated circuit
ES8402090A1 (en) MOS integrated circuit fast multiplier.
ES451051A1 (en) Digital multipliers
CN114063975A (en) Computing system and method based on sram memory computing array
JPS57147754A (en) Digital parallel adder
JPS57187725A (en) Digital logarithmic converter
GB2146506A (en) Telephone conference bridge circuit arrangements
US4899300A (en) Circuit to perform a linear transformation on a digital signal
CN110716709B (en) Multi-precision large integer arithmetic operation accelerating unit supporting normal carry borrowing transfer
SU1173410A1 (en) Apparatus for multiplication in the excessive serial code
JPS5748141A (en) Address conversion system
SU1305666A1 (en) Multiplying device
SU637833A1 (en) Digital integrator
SU1107133A1 (en) Device for computing coefficients of walsh-adamard transform
SU1193663A1 (en) Adder for compressed codes

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 8503528-5

Effective date: 19890201