SE434203B - Integrerad krets for alstring av atminstone en logikkombination - Google Patents

Integrerad krets for alstring av atminstone en logikkombination

Info

Publication number
SE434203B
SE434203B SE7800389A SE7800389A SE434203B SE 434203 B SE434203 B SE 434203B SE 7800389 A SE7800389 A SE 7800389A SE 7800389 A SE7800389 A SE 7800389A SE 434203 B SE434203 B SE 434203B
Authority
SE
Sweden
Prior art keywords
transistors
logic
group
regions
integrated circuit
Prior art date
Application number
SE7800389A
Other languages
English (en)
Swedish (sv)
Other versions
SE7800389L (sv
Inventor
L F Gee
D B Jarvis
C J Aldhous
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of SE7800389L publication Critical patent/SE7800389L/xx
Publication of SE434203B publication Critical patent/SE434203B/sv

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/0883Combination of depletion and enhancement field effect transistors
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096Synchronous circuits, i.e. using clock signals
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B20/00Read-only memory [ROM] devices

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Non-Volatile Memory (AREA)
SE7800389A 1977-01-17 1978-01-13 Integrerad krets for alstring av atminstone en logikkombination SE434203B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB1788/77A GB1575741A (en) 1977-01-17 1977-01-17 Integrated circuits

Publications (2)

Publication Number Publication Date
SE7800389L SE7800389L (sv) 1978-07-18
SE434203B true SE434203B (sv) 1984-07-09

Family

ID=9728014

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7800389A SE434203B (sv) 1977-01-17 1978-01-13 Integrerad krets for alstring av atminstone en logikkombination

Country Status (16)

Country Link
US (1) US4218693A (es)
JP (1) JPS5390778A (es)
AR (1) AR215918A1 (es)
AU (1) AU511541B2 (es)
BE (1) BE862950A (es)
BR (1) BR7800236A (es)
CA (1) CA1112306A (es)
CH (1) CH616023A5 (es)
DD (1) DD136674A5 (es)
DE (1) DE2801285C2 (es)
FR (1) FR2377707A1 (es)
GB (1) GB1575741A (es)
IT (1) IT1091814B (es)
MX (1) MX144143A (es)
NL (1) NL188433C (es)
SE (1) SE434203B (es)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1981001485A1 (en) * 1979-11-14 1981-05-28 Ncr Co Narrow channel field effect semiconductor devices and methods for making
US4319396A (en) * 1979-12-28 1982-03-16 Bell Telephone Laboratories, Incorporated Method for fabricating IGFET integrated circuits
NL8003519A (nl) * 1980-06-18 1982-01-18 Philips Nv Lekstroomcompensatie voor dynamische mos logica.
DE3047222A1 (de) * 1980-12-15 1982-07-15 Naamloze Vennootschap Philips' Gloeilampenfabrieken, 5621 Eindhoven Verknuepfungsschaltung in 2-phasen-mos-technik
GB2120029B (en) * 1982-05-12 1985-10-23 Philips Electronic Associated Dynamic two-phase circuit arrangement
US4511914A (en) * 1982-07-01 1985-04-16 Motorola, Inc. Power bus routing for providing noise isolation in gate arrays
US5184202A (en) * 1983-07-27 1993-02-02 Hitachi, Ltd. Semiconductor integrated circuit device
JPH073862B2 (ja) * 1983-07-27 1995-01-18 株式会社日立製作所 半導体記憶装置
US4686629A (en) * 1984-05-10 1987-08-11 Rca Corporation Logic cell placement method in computer-aided-customization of universal arrays and resulting integrated circuit
JPH0620301U (ja) * 1992-04-24 1994-03-15 鉄巳 藤山 組立て式簡易ごみ箱
US10275560B2 (en) * 2016-05-26 2019-04-30 Synopsys, Inc. Placement of circuit elements in regions with customized placement grids

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2348984A1 (de) * 1973-09-28 1975-04-24 Siemens Ag Anordnung mit feldeffekttransistoren
US4037242A (en) * 1975-12-29 1977-07-19 Texas Instruments Incorporated Dual injector, floating gate MOS electrically alterable, non-volatile semiconductor memory device
US4075045A (en) * 1976-02-09 1978-02-21 International Business Machines Corporation Method for fabricating FET one-device memory cells with two layers of polycrystalline silicon and fabrication of integrated circuits containing arrays of the memory cells charge storage capacitors utilizing five basic pattern deliberating steps
US4107548A (en) * 1976-03-05 1978-08-15 Hitachi, Ltd. Ratioless type MIS logic circuit
US4110776A (en) * 1976-09-27 1978-08-29 Texas Instruments Incorporated Semiconductor integrated circuit with implanted resistor element in polycrystalline silicon layer
US4125854A (en) * 1976-12-02 1978-11-14 Mostek Corporation Symmetrical cell layout for static RAM

Also Published As

Publication number Publication date
CH616023A5 (es) 1980-02-29
NL7800409A (nl) 1978-07-19
DE2801285C2 (de) 1982-09-30
FR2377707B1 (es) 1983-07-22
AU3242978A (en) 1979-07-19
MX144143A (es) 1981-08-31
IT7819249A0 (it) 1978-01-13
CA1112306A (en) 1981-11-10
IT1091814B (it) 1985-07-06
NL188433B (nl) 1992-01-16
JPS5390778A (en) 1978-08-09
GB1575741A (en) 1980-09-24
US4218693A (en) 1980-08-19
DE2801285A1 (de) 1978-07-20
NL188433C (nl) 1992-06-16
AU511541B2 (en) 1980-08-21
JPH0237101B2 (es) 1990-08-22
DD136674A5 (de) 1979-07-18
BE862950A (fr) 1978-07-17
SE7800389L (sv) 1978-07-18
FR2377707A1 (fr) 1978-08-11
BR7800236A (pt) 1978-10-10
AR215918A1 (es) 1979-11-15

Similar Documents

Publication Publication Date Title
EP0469728B1 (en) Programmable interconnect architecture
US4161662A (en) Standardized digital logic chip
US3943551A (en) LSI array using field effect transistors of different conductivity type
US6613611B1 (en) ASIC routing architecture with variable number of custom masks
US5191241A (en) Programmable interconnect architecture
DE2826847C2 (de) Hochintegrierte Halbleiterschaltungsanordnung
US4965651A (en) CMOS logic array layout
US10164121B2 (en) Stacked independently contacted field effect transistor having electrically separated first and second gates
US4623911A (en) High circuit density ICs
GB1600623A (en) Logic array arrangements
SE434203B (sv) Integrerad krets for alstring av atminstone en logikkombination
WO1992006537A1 (en) Low voltage non-saturating logic circuit technology
EP0140584B1 (en) Master-slice-type semiconductor integrated circuit device
GB2123208A (en) High-speed merged plane logic function array
US20130278289A1 (en) Method and Apparatus for Improving Efficiency of Programmable Logic Circuit Using Cascade Configuration
JP2017531312A (ja) 超電導回路用の接地グリッド
US5206184A (en) Method of making single layer personalization
KR840006560A (ko) 마스터 슬라이스 반도체장치
JP2008288559A (ja) 半導体集積回路及び半導体集積回路のレイアウト方法
CA1102009A (en) Integrated circuit layout utilizing separated active circuit and wiring regions
EP0046197B1 (en) Fet convolved logic
EP0001164B1 (en) Integrated read-only memory
KR860002827A (ko) 적응성이 향상된 반도체 메모리장치
US20110267866A1 (en) Extensible three dimensional circuit having parallel array channels
JPS612342A (ja) 半導体集積回路装置

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 7800389-4

Effective date: 19920806

Format of ref document f/p: F