SE410663B - Kretsanordning for att med giltig programinformation lappa felaktig programinformation i ett icke endringsbart minnes celler - Google Patents

Kretsanordning for att med giltig programinformation lappa felaktig programinformation i ett icke endringsbart minnes celler

Info

Publication number
SE410663B
SE410663B SE7610996A SE7610996A SE410663B SE 410663 B SE410663 B SE 410663B SE 7610996 A SE7610996 A SE 7610996A SE 7610996 A SE7610996 A SE 7610996A SE 410663 B SE410663 B SE 410663B
Authority
SE
Sweden
Prior art keywords
program information
clearing
memory cells
circuit device
changeable memory
Prior art date
Application number
SE7610996A
Other languages
English (en)
Swedish (sv)
Other versions
SE7610996L (sv
Inventor
C H Divine
J F O'neill
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of SE7610996L publication Critical patent/SE7610996L/xx
Publication of SE410663B publication Critical patent/SE410663B/xx

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
    • G06F9/328—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for runtime instruction patching
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/60—Software deployment
    • G06F8/65—Updates
    • G06F8/66—Updates of program code stored in read-only memory [ROM]

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Read Only Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Stored Programmes (AREA)
  • Debugging And Monitoring (AREA)
SE7610996A 1975-10-16 1976-10-04 Kretsanordning for att med giltig programinformation lappa felaktig programinformation i ett icke endringsbart minnes celler SE410663B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/622,939 US4028683A (en) 1975-10-16 1975-10-16 Memory patching circuit with counter

Publications (2)

Publication Number Publication Date
SE7610996L SE7610996L (sv) 1977-04-17
SE410663B true SE410663B (sv) 1979-10-22

Family

ID=24496126

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7610996A SE410663B (sv) 1975-10-16 1976-10-04 Kretsanordning for att med giltig programinformation lappa felaktig programinformation i ett icke endringsbart minnes celler

Country Status (9)

Country Link
US (1) US4028683A (enExample)
JP (1) JPS5249738A (enExample)
CA (1) CA1070431A (enExample)
DE (1) DE2646162C3 (enExample)
FR (1) FR2328262A1 (enExample)
GB (1) GB1528100A (enExample)
IT (1) IT1073061B (enExample)
NL (1) NL7611422A (enExample)
SE (1) SE410663B (enExample)

Families Citing this family (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4150428A (en) * 1974-11-18 1979-04-17 Northern Electric Company Limited Method for providing a substitute memory in a data processing system
US4821182A (en) * 1978-07-21 1989-04-11 Tandy Corporation Memory address decoding system
JPS5612566A (en) * 1979-07-11 1981-02-06 Matsushita Electric Works Ltd Ultrasonic pulse switch
US4456966A (en) * 1981-02-26 1984-06-26 International Business Machines Corporation Memory system with flexible replacement units
JPS57148273A (en) * 1981-03-09 1982-09-13 Nippon Soken Inc Diagnosing device for ultrasonic pulse generating device
US4435754A (en) * 1981-06-30 1984-03-06 Ampex Corporation Method of selecting PROM data for selective mapping system
US4497020A (en) * 1981-06-30 1985-01-29 Ampex Corporation Selective mapping system and method
JPS5816573U (ja) * 1981-07-27 1983-02-01 株式会社日本自動車部品総合研究所 自動車後方の障害物検知装置
JPS58123997U (ja) * 1982-02-16 1983-08-23 伊奈　達郎 三脚の脚体固定装置
US4649510A (en) * 1982-04-30 1987-03-10 Schmidt Walter E Methods and apparatus for the protection and control of computer programs
JPS595497A (ja) * 1982-07-02 1984-01-12 Hitachi Ltd 半導体ｒｏｍ
US4606003A (en) * 1982-09-30 1986-08-12 Pitney Bowes Inc. Mailing system peripheral interface with replaceable prom for accessing memories
GB2129585B (en) * 1982-10-29 1986-03-05 Inmos Ltd Memory system including a faulty rom array
GB2136992A (en) * 1983-03-18 1984-09-26 Georg V Coza Method and System of Ensuring Integrity of Data in an Electronic Memory
JPS6011945A (ja) * 1983-07-01 1985-01-22 Matsushita Electric Ind Co Ltd デバッグ装置
US4982360A (en) * 1983-09-22 1991-01-01 Digital Equipment Corporation Memory subsystem
GB2174517B (en) * 1985-03-23 1990-01-10 Burr Brown Ltd Apparatus and method for utilizing an auxiliary data memory unit in a data processing system having separate program and data memory units
US5398265A (en) * 1988-11-10 1995-03-14 Hughes Aircraft Company Computer subsystem reset by address dependent RC discharge
US5155826A (en) * 1988-12-05 1992-10-13 Fadem Richard J Memory paging method and apparatus
JPH03110296U (enExample) * 1990-02-28 1991-11-12
JPH04346127A (ja) 1991-05-23 1992-12-02 Sony Corp 電子装置
US5623665A (en) * 1992-01-13 1997-04-22 Sony Corporation Electronic apparatus for patching a read-only memory
JP3230262B2 (ja) * 1992-01-24 2001-11-19 ソニー株式会社 電子装置及びその固定情報修正方法
JPH06318261A (ja) * 1992-09-18 1994-11-15 Sony Corp 電子装置
JP3810805B2 (ja) * 1992-09-19 2006-08-16 ソニー株式会社 情報修正システム
JP3284614B2 (ja) * 1992-09-19 2002-05-20 ソニー株式会社 電子装置
US6421679B1 (en) 1995-10-27 2002-07-16 International Business Machines Corporation Concurrent patch to logical partition manager of a logically partitioned system
US5813043A (en) * 1996-07-12 1998-09-22 Motorola, Inc. Method and system including memory patching utilizing a transmission control signal and circuit
US6141740A (en) * 1997-03-03 2000-10-31 Advanced Micro Devices, Inc. Apparatus and method for microcode patching for generating a next address
US6189145B1 (en) 1997-05-28 2001-02-13 International Business Machines Corporation Concurrent patch to logical partition manager of a logically partitioned system
US5983337A (en) * 1997-06-12 1999-11-09 Advanced Micro Devices, Inc. Apparatus and method for patching an instruction by providing a substitute instruction or instructions from an external memory responsive to detecting an opcode of the instruction
US6438664B1 (en) 1999-10-27 2002-08-20 Advanced Micro Devices, Inc. Microcode patch device and method for patching microcode using match registers and patch routines
JP2001184203A (ja) * 1999-12-24 2001-07-06 Matsushita Electric Ind Co Ltd プログラム修正装置
US7464248B2 (en) * 2005-04-25 2008-12-09 Mediatek Incorporation Microprocessor systems and bus address translation methods
US7441102B2 (en) * 2006-02-28 2008-10-21 Freescale Semiconductor, Inc. Integrated circuit with functional state configurable memory and method of configuring functional states of the integrated circuit memory

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5333337B2 (enExample) * 1973-08-21 1978-09-13
US3934227A (en) * 1973-12-05 1976-01-20 Digital Computer Controls, Inc. Memory correction system

Also Published As

Publication number Publication date
IT1073061B (it) 1985-04-13
GB1528100A (en) 1978-10-11
SE7610996L (sv) 1977-04-17
JPS5249738A (en) 1977-04-21
US4028683A (en) 1977-06-07
DE2646162B2 (de) 1979-11-29
CA1070431A (en) 1980-01-22
FR2328262A1 (fr) 1977-05-13
NL7611422A (nl) 1977-04-19
DE2646162A1 (de) 1977-04-28
FR2328262B1 (enExample) 1981-10-23
DE2646162C3 (de) 1980-08-14
JPS5543134B2 (enExample) 1980-11-05

Similar Documents

Publication Publication Date Title
SE410663B (sv) Kretsanordning for att med giltig programinformation lappa felaktig programinformation i ett icke endringsbart minnes celler
SE420448B (sv) Kretsanordning for att med giltig programinformation lappa felaktig programinformation i ett icke endringsbart minnes celler
IT1079567B (it) Memoria perfezionata
DK472777A (da) Vekselretterkredsloeb
IT1079558B (it) Memoria perfezionata
IT1115319B (it) Memoria perfezionata
IT1085458B (it) Memoria a semiconduttori
BE840023A (fr) Memoire de commande
FR2305791A1 (fr) Memoire en mode degrade
BE851602A (fr) Circuit modulaire a transistor de memoire
SE7608270L (sv) Automatisk minnesveljare
SE422379B (sv) Programminne
SE7806951L (sv) Minnescellkrets
BR7701828A (pt) Aperfeicoamento em circuito automatico limitador de ruido
BR7704524A (pt) Aperfeicoamento em circuito desmagnetizador
IT1113763B (it) Memoria perfezionata
SE7801169L (sv) Halvledaranordning innefattande ett halvledarminneselement
FR2304221A1 (fr) Circuit de memoire
SE7710006L (sv) Minnesanordning
IT1067179B (it) Fusibile elettronico
IT1088477B (it) Circuito di controllo di memoria
FR2303343A1 (fr) Circuit de commande de memoire a bulles
SE7713363L (sv) Elektronisk tidsinstellningskrets
IT1090938B (it) Perfezionamento nelle memorie a circuito integrato
FR2444991B1 (fr) Circuit de memoire a semi-conducteurs