RU2480817C1 - FUNCTIONAL STRUCTURE OF ADDER f2(ΣCD) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [1,2Sj h1]f(2n) AND [1,2Sj h2]f(2n) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC) - Google Patents
FUNCTIONAL STRUCTURE OF ADDER f2(ΣCD) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [1,2Sj h1]f(2n) AND [1,2Sj h2]f(2n) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC) Download PDFInfo
- Publication number
- RU2480817C1 RU2480817C1 RU2011151809/08A RU2011151809A RU2480817C1 RU 2480817 C1 RU2480817 C1 RU 2480817C1 RU 2011151809/08 A RU2011151809/08 A RU 2011151809/08A RU 2011151809 A RU2011151809 A RU 2011151809A RU 2480817 C1 RU2480817 C1 RU 2480817C1
- Authority
- RU
- Russia
- Prior art keywords
- arguments
- functional
- σcd
- logic
- logical
- Prior art date
Links
Abstract
FIELD: information technology.
SUBSTANCE: invention relates to computer engineering and can be used when designing arithmetic units and performing arithmetic procedures of summation of positional arguments of analogue signals of terms [ni]f(2n) and [mi]f(2n) by applying the arithmetic axiom of the ternary number system f(+1,0,-1). The functional structure is realised using logic elements AND, OR.
EFFECT: faster operation.
1 cl
Description
Claims (1)
где ↓-(2 S k h1)↓d/dn и ↓-(1 S k h2)↓d/dn - преобразованные аргументы локального переноса f(+↓-)d/dn процедуры логического дифференцирования d1/dn → f1(+←↓-)d/dn являются результирующими аргументами функциональных дополнительных структур, в которых функциональные связи выполнены в соответствии с математической моделью
в которых (1 S k)1 и (1 S k)2 - выходные аргументы являются результирующими аргументами функциональных дополнительных структур, в которых функциональные связи выполнены в соответствии с математической моделью
а для активизации результирующего аргумента (2 S k) «Уровня 2» «Дополнительного кода RU» в условно «k» разряд введены логические функции f6(})-ИЛИ, f7(})-ИЛИ, f8(})-ИЛИ, f9(})-ИЛИ, f10(})-ИЛИ, f11(})-ИЛИ, f12(})-ИЛИ, f13(})-ИЛИ, f14(})-ИЛИ, f15(})-ИЛИ и f16(})-ИЛИ, а также логические функции f7(&)-И, f8(&)-И, f9(&)-И, f10(&)-И, f11(&)-И и f12(&)-И, при этом функциональные связи логических функций в структуре сумматора выполнены в соответствии с математической моделью вида
где ↓+(1 S k h2)←d/dn и +1(2 S k h1)←d/dn, ↓+2(2 S k h1)←d/dn - преобразованные аргументы локального переноса f1(+←+)d/dn процедуры логического дифференцирования d1/dn → f1(+←↓-)d/dn являются результирующими аргументами функциональных дополнительных структур, в которых функциональные связи выполнены в соответствии с математической моделью
- логическая функция f1(&)-И; - логическая функция f1(})-ИЛИ. Functional structure of adder f2(ΣCD) conditionally "k" discharge parallel-series multiplier fΣ(ΣCD), which implements the procedure of “decoding” of input structures of the arguments of the terms [1,2Sj h1] f (2n) and [1,2Sj h2] f (2n) positional format “Additional RU code” by using arithmetic axioms of the ternary number system f (+ 1,0, -1) and logical differentiation done/ dn → fone(+← ↓-)d / dn arguments in their combined structure, including the logical function fone(}) -OR, in which the functional input links are the functional input links of the structure, and the functional output link is the functional input link of the logical function fone(&) - And, and also includes the logical function f2(&) - And, in which the functional input links are the functional input links of the structure, characterized in that the structure is conditionally “k” of the discharge to activate the resulting argument (one S k) “Level 1” introduced logical functions f2(}) -OR, f3(}) -OR, ffour(}) -OR and f5(}) -OR, as well as logical functions f3(&) - And and ffour(&) - And, while the functional relationships of logical functions in the adder structure are made in accordance with a mathematical model of the form
where ↓-(2 S k h1)↓ d / dn and ↓-(one S k h2)↓ d / dn are the transformed local transfer arguments f (+↓-)d / dn logical differentiation procedures done/ dn → fone(+← ↓-)d / dn are the resulting arguments of the functional additional structures in which the functional relationships are made in accordance with the mathematical model
in which (one S k)one and (one S k)2 - output arguments are the resulting arguments of the functional additional structures in which the functional relationships are made in accordance with the mathematical model
and to activate the resulting argument (2 S k) “Level 2” “Additional CodeRU"In the conditionally" k "category introduced logical functions f6(}) -OR, f7(}) -OR, f8(}) -OR, f9(}) -OR, f10(}) -OR, feleven(}) -OR, f12(}) -OR, f13(}) -OR, ffourteen(}) -OR, ffifteen(}) -OR and f16(}) -OR, as well as logical functions f7(&) - And, f8(&) - And, f9(&) - And, f10(&) - And, feleven(&) - And and f12(&) - And, while the functional relationships of logical functions in the adder structure are made in accordance with a mathematical model of the form
where ↓+(one S k h2)← d / dn and+1(2 S k h1)← d / dn, ↓+2(2 S k h1)← d / dn are transformed local transfer arguments fone(+←+)d / dnlogical differentiation procedures done/ dn → fone(+← ↓-)d / dn are the resulting arguments of the functional additional structures in which the functional relationships are made in accordance with the mathematical model
is a logical function fone(&)-AND; is a logical function fone(})-OR.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2011151809/08A RU2480817C1 (en) | 2011-12-20 | 2011-12-20 | FUNCTIONAL STRUCTURE OF ADDER f2(ΣCD) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [1,2Sj h1]f(2n) AND [1,2Sj h2]f(2n) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
RU2011151809/08A RU2480817C1 (en) | 2011-12-20 | 2011-12-20 | FUNCTIONAL STRUCTURE OF ADDER f2(ΣCD) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [1,2Sj h1]f(2n) AND [1,2Sj h2]f(2n) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC) |
Publications (1)
Publication Number | Publication Date |
---|---|
RU2480817C1 true RU2480817C1 (en) | 2013-04-27 |
Family
ID=49153261
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
RU2011151809/08A RU2480817C1 (en) | 2011-12-20 | 2011-12-20 | FUNCTIONAL STRUCTURE OF ADDER f2(ΣCD) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [1,2Sj h1]f(2n) AND [1,2Sj h2]f(2n) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC) |
Country Status (1)
Country | Link |
---|---|
RU (1) | RU2480817C1 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002014804A (en) * | 2000-06-29 | 2002-01-18 | New Japan Radio Co Ltd | Ternary digital circuit |
US7274211B1 (en) * | 2006-03-10 | 2007-09-25 | Xilinx, Inc. | Structures and methods for implementing ternary adders/subtractors in programmable logic devices |
RU2386162C2 (en) * | 2008-04-29 | 2010-04-10 | Лев Петрович Петренко | FUNCTIONAL STRUCTURE OF PARALLEL ADDER FOR MULTIPLICATION, WHEREIN ARGUMENTS OFTERMS OF PARTIAL PRODUCTS ARE ARGUMENTS OF TERNARY NUMBER SYSTEM f(+1,0,-1) IN POSITIONAL-SIGN FORMAT THEREOF f(+/-) (VERSIONS) |
-
2011
- 2011-12-20 RU RU2011151809/08A patent/RU2480817C1/en active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002014804A (en) * | 2000-06-29 | 2002-01-18 | New Japan Radio Co Ltd | Ternary digital circuit |
US7274211B1 (en) * | 2006-03-10 | 2007-09-25 | Xilinx, Inc. | Structures and methods for implementing ternary adders/subtractors in programmable logic devices |
RU2386162C2 (en) * | 2008-04-29 | 2010-04-10 | Лев Петрович Петренко | FUNCTIONAL STRUCTURE OF PARALLEL ADDER FOR MULTIPLICATION, WHEREIN ARGUMENTS OFTERMS OF PARTIAL PRODUCTS ARE ARGUMENTS OF TERNARY NUMBER SYSTEM f(+1,0,-1) IN POSITIONAL-SIGN FORMAT THEREOF f(+/-) (VERSIONS) |
Non-Patent Citations (1)
Title |
---|
Дж.Уэйкерли. Проектирование цифровых устройств. - М.: ПОСТМАРКЕТ, 2002, с.508. * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Olver et al. | Digital library of mathematical functions | |
RU2008119742A (en) | LOGIC CONVERTER | |
RU2429522C1 (en) | FUNCTIONAL STRUCTURE OF ADDER fi(Σ) OF ARBITRARY "i" BIT FOR LOGIC-DYNAMIC PROCESS OF SUMMATION OF POSITIONAL ARGUMENTS OF TERMS [ni]f(2n) and [mi]f(2n) USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) (VERSIONS OF RUSSIAN LOGIC) | |
RU2480817C1 (en) | FUNCTIONAL STRUCTURE OF ADDER f2(ΣCD) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [1,2Sj h1]f(2n) AND [1,2Sj h2]f(2n) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC) | |
RU2386162C2 (en) | FUNCTIONAL STRUCTURE OF PARALLEL ADDER FOR MULTIPLICATION, WHEREIN ARGUMENTS OFTERMS OF PARTIAL PRODUCTS ARE ARGUMENTS OF TERNARY NUMBER SYSTEM f(+1,0,-1) IN POSITIONAL-SIGN FORMAT THEREOF f(+/-) (VERSIONS) | |
Kim et al. | New identities of symmetry for Carlitz’s-type q-Bernoulli polynomials under symmetric group of degree five | |
Dolgy et al. | A note on Changhee polynomials and numbers with q-parameter | |
RU2422881C1 (en) | FUNCTIONAL OUTPUT STRUCTURE FOR PARALLEL-SERIAL MULTIPLIER fΣ(Σ) IN POSITION FORMAT OF MULTIPLICAND [mj]f(2n) AND MULTIPLIER [ni]f(2n) (VERSIONS) | |
RU2378682C2 (en) | INPUT STRUCTURE FOR PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)(VERSIONS) | |
RU2517245C9 (en) | f3 ADDER FUNCTIONAL STRUCTURE (ΣCD) OF ARBITRARY "g" DIGIT IMPLEMENTING DECODING PROCEDURE FOR ARGUMENTS OF SUMMANDS [1,2Sg h1]f(2n) AND [1,2Sg h2]f(2n) OF POSITION FORMAT "EXTRA CODE RU" BY ARITHMETIC AXIOMS OF TERNARY NOTATION f(+1,0,-1) AND DOUBLE LOGICAL DIFFERENTIATION d1,2/dn → f1,2(+←↓-)d/dn OF ACTIVE ARGUMENTS OF "LEVEL 2" AND REMOVAL OF ACTIVE LOGICAL ZEROES "+1""-1"→"0" IN "LEVEL 1" (VERSIONS OF RUSSIAN LOGIC) | |
RU2476922C1 (en) | FUNCTIONAL DESIGN OF ADDER f3(ΣCD)max OF "k" CONDITIONALLY MOST SIGNIFICANT BITS OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF ARGUMENTS OF TERMS [1,2Sg h1] AND [1,2Sg h2] "COMPLEMENTARY CODE RU" BY ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn (VERSIONS OF RUSSIAN LOGIC) | |
RU2422879C1 (en) | FUNCTIONAL STRUCTURE FOR PRE-ADDER OF PARALLEL-SERIAL MULTIPLIER fΣ(Σ) WITH MULTIPLICAND ARGUMENTS [mj]f(2n) AND MULTIPLIER ARGUMENTS [ni]f(2n) IN POSITION FORMAT (VERSIONS) | |
RU2480814C1 (en) | FUNCTIONAL OUTPUT STRUCTURE OF CONDITIONAL BIT "j" OF ADDER fCD(Σ)RU WITH MAXIMALLY MINIMISED PROCESS CYCLE ∆tΣ FOR ARGUMENTS OF TERMS OF INTERMEDIATE ARGUMENTS (2Sj)2 d1/dn "LEVEL 2" AND (1Sj)2 d1/dn "LEVEL 1" OF SECOND TERM AND INTERMEDIATE ARGUMENTS (2Sj)1 d1/dn "LEVEL 2" AND (1Sj)1 d1/dn "LEVEL 1" OF FIRST TERM OF "COMPLENTARY CODE RU" FORMAT WITH GENERATION OF RESULTANT ARGUMENTS OF SUM (2Sj)f(2n) "LEVEL 2" AND (1Sj)f(2n) "LEVEL 1" IN SAME FORMAT (VERSIONS OF RUSSIAN LOGIC) | |
RU2484518C1 (en) | FUNCTIONAL STRUCTURE OF SECOND LEAST SIGNIFICANT BIT ACTIVATING RESULTANT ARGUMENT (2Smin+1)f(2n) "LEVEL 2" AND (1Smin+1)f(2n) "LEVEL 1" OF ADDDER fCD(Σ)RU FOR ARGUMENTS OF TERMS ±[1,2nj]f(2n) AND ±[1,2mj]f(2n) OF "COMPLEMENTARY CODE RU" FORMAT (VERSIONS OF RUSSIAN LOGIC) | |
RU2586565C2 (en) | FUNCTIONAL STRUCTURE OF PRE-ADDER f1(ΣCD) OF CONDITIONAL "j" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(Σ) IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF ARGUMENTS OF PARTIAL PRODUCTS WITH STRUCTURES OF ARGUMENTS OF MULTIPLICAND [mj]f(2n) AND MULTIPLIER [ni]f(2n) IN POSITION FORMAT OF "ADDITIONAL CODE" AND FORMATION OF INTERMEDIATE SUM [1,2Sjh1]f(2n) IN POSITION FORMAT OF "ADDITIONAL CODE RU" (RUSSIAN LOGIC VERSIONS) | |
RU2424549C1 (en) | FUNCTIONAL STRUCTURE OF PRE-ADDER fΣ([mj]&[mj,0]) OF PARALLEL-SERIES MULTIPLIER fΣ(Σ) WITH PROCEDURE FOR LOGIC DIFFERENTIATION d/dn OF FIRST INTERMEDIATE SUM [S1 Σ]f(})- OR STRUCTURE OF ACTIVE ARGUMENTS OF MULTIPLICAND [0,mj]f(2n) and [mj,0]f(2n) (VERSIONS) | |
RU2422880C1 (en) | FUNCTIONAL STRUCTURE FOR PARALLEL-SERIAL MULTIPLIER fΣ(Σ) IN POSITION FORMAT OF MULTIPLICANT [mj]f(2n) AND MULTIPLIER [ni]f(2n) WITH MINIMISED PROCEDURE OF FORMING FIRST LEVEL INTERMEDIATE SUMS f1..k[Sj+2] OF PARTIAL PRODUCTS, WHERE k IS NUMBER OF FIRST LEVEL INTERMEDIAT SUMS (VERSIONS) | |
RU2450325C2 (en) | FUNCTIONAL STRUCTURE FOR LOGIC-DYNAMIC PROCESS OF SERIAL END-TO-END ACTIVATION OF INACTIVE ARGUMENTS "0" OF SECOND INTERMEDIATE SUM +[S2 i]f(&) -AND IN ADDER f(Σ) WITH TRANSFORMATION OF POSITIONAL ARGUMENTS OF TERMS [ni]f(2n) AND [mi]f(2n) (VERSIONS) | |
RU2450326C2 (en) | FUNCTIONAL STRUCTURE FOR LOGIC-DYNAMIC PROCESS OF PARALLEL-SERIAL END-TO-END ACTIVATION OF fi(←«+1/-1»)k INACTIVE ARGUMENTS "0" OF SECOND INTERMEDIATE SUM [S2 i]f(2n) IN PROCEDURE FOR SUMMATION OF POSITIONAL ARGUMENTS OF TERMS [ni]f(2n) AND [mi]f(2n) (VERSIONS) | |
RU2443008C1 (en) | FUNCTIONAL STRUCTURE OF A TRANSFORMER OF PRELIMINARY FA fΣ [ni]&[mi](2n) OF PARALLEL-SERIAL MULTIPLICATOR fΣ (Σ) CONDITIONALLY, OF "i" DIGIT TO SUM UP OF POSITIONAL ADDITIVE OF SUMS [ni]f(2n) AND [mi]f(2n) OF PARTIAL PRODUCTS USING ARITHMETICAL AXIOMS OF TERNARY NOTATION f(+1, 0, -1) WITH THE FORMATION OF A RESULTING SUM [SΣ]f(2n) IN A POSITIONAL FORMAT | |
RU2011151806A (en) | FUNCTIONAL STRUCTURE OF THE SUMMATOR f3 (ΣCD) CONDITIONALLY "g" DISCHARGE REALIZING THE PROCEDURE FOR "DECIPTING" THE ARGUMENTS OF THE TERMS [1,2Sg h1] f (2N) AND [1,2Sg h2] f (2N) POSITIVE-POSITIVE AXIOM OF THE TRINITION CALCULATION SYSTEM f (+ 1,0, -1) AND DOUBLE LOGIC DIFFERENTIATION d1,2 / dn → f1,2 (+ ← ↓ -) d / dn ACTIVE ARGUMENTS "LEVEL 2" AND REMOVAL OF ACTIVE "LOGICHI" "" -1 "→" 0 "AT" LEVEL 1 "(OPTIONS OF RUSSIAN LOGIC) | |
RU2363978C2 (en) | Device for parallel boolean summation of analogue signals of terms equivalent to binary number system | |
RU2378684C1 (en) | FUNCTIONAL INPUT STRUCTURE FOR PARALLEL-SERIAL MULTIPLIER OF POSITION-SIGN SYSTEM f(+/-) FORMAT | |
RU2445680C1 (en) | FUNCTIONAL STRUCTURE OF THROUGH CARRY f1(←←)i+1 AND f2(←←)i OF CONVENTIONALLY "i+1" AND CONVENTIONALLY "i" DIGITS OF "k" GROUP OF ARGUMENTS OF MULTIPLICAND [ni]f(2n) OF PRELIMINARY SUMMATOR fΣ([ni]&[ni,0]) OF PARALLEL SERIES MULTIPLIER fΣ(Σ) (VERSIONS) | |
RU2480815C1 (en) | FUNCTIONAL FIRST INPUT STRUCTURE OF CONDITIONAL "j" BIT OF ADDER fCD(Σ)RU WITH MAXIMALLY MINIMISED PROCESS CYCLE ∆tΣ FOR ARGUMENTS OF TERMS ±[1,2nj]f(2n) AND ±[1,2mj]f(2n) OF "COMPLEMENTARY CODE RU" FORMAT WITH GENERATION OF INTERMEDIATE SUM (2Sj)1 d1/dn "LEVEL 2" AND (1Sj)1 d1/dn "LEVEL 1" OF FIRST TERM IN SAME FORMAT (VERSIONS OF RUSSIAN LOGIC) |