RU2363978C2 - Device for parallel boolean summation of analogue signals of terms equivalent to binary number system - Google Patents

Device for parallel boolean summation of analogue signals of terms equivalent to binary number system Download PDF

Info

Publication number
RU2363978C2
RU2363978C2 RU2006144607/09A RU2006144607A RU2363978C2 RU 2363978 C2 RU2363978 C2 RU 2363978C2 RU 2006144607/09 A RU2006144607/09 A RU 2006144607/09A RU 2006144607 A RU2006144607 A RU 2006144607A RU 2363978 C2 RU2363978 C2 RU 2363978C2
Authority
RU
Russia
Prior art keywords
functional
logical
conditionally
logical function
binary number
Prior art date
Application number
RU2006144607/09A
Other languages
Russian (ru)
Other versions
RU2006144607A (en
Inventor
Лев Петрович Петренко (UA)
Лев Петрович Петренко
Original Assignee
Лев Петрович Петренко
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Лев Петрович Петренко filed Critical Лев Петрович Петренко
Priority to RU2006144607/09A priority Critical patent/RU2363978C2/en
Publication of RU2006144607A publication Critical patent/RU2006144607A/en
Application granted granted Critical
Publication of RU2363978C2 publication Critical patent/RU2363978C2/en

Links

Images

Abstract

FIELD: information technology.
SUBSTANCE: invention relates to computer engineering and can be used in designing arithmetic elements and executing arithmetic operations, particularly summation and subtraction, in positional-sign codes. Each bit of the adder contains four OR elements, two AND elements, three NOT elements and is made in form of two channels - a channel for generating positive sum and a channel for generating conditionally negative sum.
EFFECT: faster operation.
5 dwg

Description

Текст описания приведен в факсимильном виде.

Figure 00000001
Figure 00000002
Figure 00000003
Figure 00000004
Figure 00000005
Figure 00000006
Figure 00000007
Figure 00000008
Figure 00000009
Figure 00000010
Figure 00000011
Figure 00000012
Figure 00000013
Figure 00000014
Figure 00000015
Figure 00000016
Figure 00000017
Figure 00000018
Figure 00000019
Figure 00000020
Figure 00000021
Figure 00000022
Figure 00000023
Figure 00000024
Figure 00000025
Figure 00000026
Figure 00000027
Figure 00000028
Figure 00000029
The text of the description is given in facsimile form.
Figure 00000001
Figure 00000002
Figure 00000003
Figure 00000004
Figure 00000005
Figure 00000006
Figure 00000007
Figure 00000008
Figure 00000009
Figure 00000010
Figure 00000011
Figure 00000012
Figure 00000013
Figure 00000014
Figure 00000015
Figure 00000016
Figure 00000017
Figure 00000018
Figure 00000019
Figure 00000020
Figure 00000021
Figure 00000022
Figure 00000023
Figure 00000024
Figure 00000025
Figure 00000026
Figure 00000027
Figure 00000028
Figure 00000029

Claims (1)

Устройство параллельного логического суммирования аналоговых сигналов, эквивалентных двоичной системе счисления, условно «i» разряд которого включает логическую функцию f3(})-ИЛИ, две функциональные входные связи которой являются входными связями приема аргументов слагаемых ni и mi, а функциональная выходная связь для формирования аргумента первой промежуточной суммы S1 i является выходной функциональной связью условно «i» разряда и первой функциональной входной связью логической функции f2(&)-И, в которой вторая функциональная входная связь является выходной функциональной связью логической функции f3
Figure 00000030
-HE, отличающееся тем, что условно «i» разряд параллельного сумматора выполнен в виде двух каналов формирования положительной +Si и условно отрицательной -Si суммы, при этом в условно отрицательный канал введены логические функции f4(})-ИЛИ f1
Figure 00000030
-HE и f2
Figure 00000030
-HE, а в положительный канал введены логические функции f1(})-ИЛИ, f2(})-ИЛИ, f1
Figure 00000030
-HE, f2
Figure 00000030
-HE и f1
Figure 00000030
-И, при этом функциональные связи логических функций в структуре сумматора выполнены в соответствии с математической моделью вида
Figure 00000031
Figure 00000032

где
Figure 00000033
- логическая функция f(&)-И;
Figure 00000034
логическая функция f1(})-ИЛИ;
Figure 00000035
- логическая функция f
Figure 00000030
-HE изменения активности уровня аналоговых сигналов входного аргумента. A device for parallel logical summation of analog signals equivalent to a binary number system, conditionally “i” discharge of which includes a logical function f3 (}) - OR, two functional input connections of which are input connections of receiving arguments of the terms n i and m i , and a functional output connection for the formation of the argument of the first intermediate sum S 1 i is the output functional link of the conditionally “i” discharge and the first functional input link of the logical function f2 (&) - And, in which the second functional input with ligature is the output functional connection of the logical function f3
Figure 00000030
-HE, characterized in that the conditionally “i” bit of the parallel adder is made in the form of two channels for generating positive + S i and conditionally negative -S i sums, while the logical functions f4 (}) - OR f1 are introduced into the conditionally negative channel
Figure 00000030
-HE and f2
Figure 00000030
-HE, and the logical functions f1 (}) - OR, f2 (}) - OR, f1
Figure 00000030
-HE, f2
Figure 00000030
-HE and f1
Figure 00000030
-And, while the functional relationships of logical functions in the structure of the adder are made in accordance with a mathematical model of the form
Figure 00000031
Figure 00000032

Where
Figure 00000033
- logical function f (&) - And;
Figure 00000034
logical function f1 (}) - OR;
Figure 00000035
is a logical function f
Figure 00000030
-HE changes the activity level of the analog signal input argument.
RU2006144607/09A 2006-12-15 2006-12-15 Device for parallel boolean summation of analogue signals of terms equivalent to binary number system RU2363978C2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
RU2006144607/09A RU2363978C2 (en) 2006-12-15 2006-12-15 Device for parallel boolean summation of analogue signals of terms equivalent to binary number system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
RU2006144607/09A RU2363978C2 (en) 2006-12-15 2006-12-15 Device for parallel boolean summation of analogue signals of terms equivalent to binary number system

Publications (2)

Publication Number Publication Date
RU2006144607A RU2006144607A (en) 2008-06-20
RU2363978C2 true RU2363978C2 (en) 2009-08-10

Family

ID=41049726

Family Applications (1)

Application Number Title Priority Date Filing Date
RU2006144607/09A RU2363978C2 (en) 2006-12-15 2006-12-15 Device for parallel boolean summation of analogue signals of terms equivalent to binary number system

Country Status (1)

Country Link
RU (1) RU2363978C2 (en)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
УЭЙКЕРЛИ Д. Проектирование цифровых устройств. Т.1. - М.: Постмаркет, 2002, с.508. *

Also Published As

Publication number Publication date
RU2006144607A (en) 2008-06-20

Similar Documents

Publication Publication Date Title
RU2008119742A (en) LOGIC CONVERTER
RU2378682C2 (en) INPUT STRUCTURE FOR PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)(VERSIONS)
RU2429522C1 (en) FUNCTIONAL STRUCTURE OF ADDER fi(Σ) OF ARBITRARY "i" BIT FOR LOGIC-DYNAMIC PROCESS OF SUMMATION OF POSITIONAL ARGUMENTS OF TERMS [ni]f(2n) and [mi]f(2n) USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) (VERSIONS OF RUSSIAN LOGIC)
RU2386162C2 (en) FUNCTIONAL STRUCTURE OF PARALLEL ADDER FOR MULTIPLICATION, WHEREIN ARGUMENTS OFTERMS OF PARTIAL PRODUCTS ARE ARGUMENTS OF TERNARY NUMBER SYSTEM f(+1,0,-1) IN POSITIONAL-SIGN FORMAT THEREOF f(+/-) (VERSIONS)
RU2363978C2 (en) Device for parallel boolean summation of analogue signals of terms equivalent to binary number system
RU2373563C1 (en) FUNCTIONAL STRUCTURE OF MULTIPLIER, IN WHICH INPUT ARGUMENTS HAVE FORMAT OF BINARY NUMERATION SYSTEM f(2n), AND OUTPUT ARGUMENTS ARE FORMMED IN FORMAT OF POSITION-SIGN NUMERATION SYSTEM f(+/-)
KR20180043007A (en) Accurate adder consists of 18 transistors and DSP integrated with the adder
Kandula et al. Area efficient vlsi architecture for square root carry select adder using zero finding logic
RU2362205C2 (en) Method parallel boolean summation of analogue signals of components equivalent to binary number system and device to this end
RU2361269C9 (en) Method of logical differentiation of analogue signals equivalent to binary code and device to this end
RU2424549C1 (en) FUNCTIONAL STRUCTURE OF PRE-ADDER fΣ([mj]&[mj,0]) OF PARALLEL-SERIES MULTIPLIER fΣ(Σ) WITH PROCEDURE FOR LOGIC DIFFERENTIATION d/dn OF FIRST INTERMEDIATE SUM [S1 Σ]f(})- OR STRUCTURE OF ACTIVE ARGUMENTS OF MULTIPLICAND [0,mj]f(2n) and [mj,0]f(2n) (VERSIONS)
RU2390050C2 (en) FUNCTIONAL DESIGN OF PARALLEL POSITION-SIGN ADDER OF ARGUMENTS OF TERMS OF TWO FORMATS OF BINARY NUMBER SYSTEM f(2n) AND POSITION-SIGN NUMBER SYSTEM f(+/-) (VERSIONS)
RU2378681C2 (en) FUNCTIONAL STRUCTURE FOR CORRECTING INTERMEDIATE SUM ±[S3i] ARGUMENTS FOR PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)
RU2380740C2 (en) FUNCTIONAL STRUCTURE OF POSITION-SIGN ACCUMULATOR f(+/-) FOR COMBINATORIAL MULTIPLIER WHERE SUBPRODUCT OUTPUT ARGUMENTS ARE REPRESENTED IN BINARY FORMAT f(2n) (VERSIONS)
RU2362204C1 (en) FUNCTIONAL DESIGN FOR UPDATING ARGUMENTS OF INTERMEDIATE SUM ±[S"i] OF PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)
RU2422879C1 (en) FUNCTIONAL STRUCTURE FOR PRE-ADDER OF PARALLEL-SERIAL MULTIPLIER fΣ(Σ) WITH MULTIPLICAND ARGUMENTS [mj]f(2n) AND MULTIPLIER ARGUMENTS [ni]f(2n) IN POSITION FORMAT (VERSIONS)
RU2378684C1 (en) FUNCTIONAL INPUT STRUCTURE FOR PARALLEL-SERIAL MULTIPLIER OF POSITION-SIGN SYSTEM f(+/-) FORMAT
RU2375749C2 (en) Method of boolean differentiation of analogue signals equivalent to binary code and device for realising said method
RU2422881C1 (en) FUNCTIONAL OUTPUT STRUCTURE FOR PARALLEL-SERIAL MULTIPLIER fΣ(Σ) IN POSITION FORMAT OF MULTIPLICAND [mj]f(2n) AND MULTIPLIER [ni]f(2n) (VERSIONS)
RU2517245C9 (en) f3 ADDER FUNCTIONAL STRUCTURE (ΣCD) OF ARBITRARY "g" DIGIT IMPLEMENTING DECODING PROCEDURE FOR ARGUMENTS OF SUMMANDS [1,2Sg h1]f(2n) AND [1,2Sg h2]f(2n) OF POSITION FORMAT "EXTRA CODE RU" BY ARITHMETIC AXIOMS OF TERNARY NOTATION f(+1,0,-1) AND DOUBLE LOGICAL DIFFERENTIATION d1,2/dn → f1,2(+←↓-)d/dn OF ACTIVE ARGUMENTS OF "LEVEL 2" AND REMOVAL OF ACTIVE LOGICAL ZEROES "+1""-1"→"0" IN "LEVEL 1" (VERSIONS OF RUSSIAN LOGIC)
RU2380741C1 (en) FUNCTIONAL STRUCTURE OF CONDITIONALLY "i" POSITION OF PARALLEL ADDER FOR TERNARY NUMBER SYSTEM f(+1,0,-1) IN ITS POSITION-SIGN FORMAT f(+/-)
RU2378683C2 (en) Method of parallel boolean summation of user analogue signals of components equivalent to binary number system
RU2484518C1 (en) FUNCTIONAL STRUCTURE OF SECOND LEAST SIGNIFICANT BIT ACTIVATING RESULTANT ARGUMENT (2Smin+1)f(2n) "LEVEL 2" AND (1Smin+1)f(2n) "LEVEL 1" OF ADDDER fCD(Σ)RU FOR ARGUMENTS OF TERMS ±[1,2nj]f(2n) AND ±[1,2mj]f(2n) OF "COMPLEMENTARY CODE RU" FORMAT (VERSIONS OF RUSSIAN LOGIC)
RU2480817C1 (en) FUNCTIONAL STRUCTURE OF ADDER f2(ΣCD) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [1,2Sj h1]f(2n) AND [1,2Sj h2]f(2n) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC)
RU2450325C2 (en) FUNCTIONAL STRUCTURE FOR LOGIC-DYNAMIC PROCESS OF SERIAL END-TO-END ACTIVATION OF INACTIVE ARGUMENTS "0" OF SECOND INTERMEDIATE SUM +[S2 i]f(&) -AND IN ADDER f(Σ) WITH TRANSFORMATION OF POSITIONAL ARGUMENTS OF TERMS [ni]f(2n) AND [mi]f(2n) (VERSIONS)