RU2361269C9 - Method of logical differentiation of analogue signals equivalent to binary code and device to this end - Google Patents

Method of logical differentiation of analogue signals equivalent to binary code and device to this end Download PDF

Info

Publication number
RU2361269C9
RU2361269C9 RU2006144611/09A RU2006144611A RU2361269C9 RU 2361269 C9 RU2361269 C9 RU 2361269C9 RU 2006144611/09 A RU2006144611/09 A RU 2006144611/09A RU 2006144611 A RU2006144611 A RU 2006144611A RU 2361269 C9 RU2361269 C9 RU 2361269C9
Authority
RU
Russia
Prior art keywords
logical
binary code
functional
signals equivalent
analogue signals
Prior art date
Application number
RU2006144611/09A
Other languages
Russian (ru)
Other versions
RU2006144611A (en
RU2361269C2 (en
Inventor
Лев Петрович Петренко (UA)
Лев Петрович Петренко
Original Assignee
Лев Петрович Петренко
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Лев Петрович Петренко filed Critical Лев Петрович Петренко
Priority to RU2006144611/09A priority Critical patent/RU2361269C9/en
Publication of RU2006144611A publication Critical patent/RU2006144611A/en
Application granted granted Critical
Publication of RU2361269C2 publication Critical patent/RU2361269C2/en
Publication of RU2361269C9 publication Critical patent/RU2361269C9/en

Links

Images

Landscapes

  • Complex Calculations (AREA)
  • Logic Circuits (AREA)

Abstract

FIELD: physics; computer engineering.
SUBSTANCE: invention relates to computer engineering and can be used in making arithmetic units and carrying out arithmetic operations, particularly summation and subtraction processes in position-sign codes. The device contains four AND elements, two OR elements, and three NOT elements.
EFFECT: more functional capabilities.
3 dwg

Description

Текст описания приведен в факсимильном виде.

Figure 00000001
Figure 00000002
Figure 00000003
Figure 00000004
Figure 00000005
Figure 00000006
Figure 00000007
Figure 00000008
Figure 00000009
Figure 00000010
Figure 00000011
Figure 00000012
Figure 00000013
Figure 00000014
Figure 00000015
Figure 00000016
Figure 00000017
The text of the description is given in facsimile form.
Figure 00000001
Figure 00000002
Figure 00000003
Figure 00000004
Figure 00000005
Figure 00000006
Figure 00000007
Figure 00000008
Figure 00000009
Figure 00000010
Figure 00000011
Figure 00000012
Figure 00000013
Figure 00000014
Figure 00000015
Figure 00000016
Figure 00000017

Claims (1)

Функциональная структура логического дифференцирования аргументов аналоговых сигналов, эквивалентных двоичному коду, условно «i» разряд которого содержит две логические функции
Figure 00000018
и функцию f1(&)-И, первая функциональная связь функции f1(&)-И является выходной функциональной связью логической функции
Figure 00000019
функциональная входная связь которой является входом приема аналогового сигнала ni «i» разряда, отличающаяся тем, что в условно «i» разряд введены три дополнительные логические функции f2(&)-И, f3(&)-И, f4(&)-И и две логические функции f1(})-ИЛИ и f2(})-ИЛИ, при этом функциональные связи в функциональной структуре логического дифференцирования выполнены в соответствии с математической моделью вида
Figure 00000020

Figure 00000021
Functional structure of logical differentiation of arguments of analog signals equivalent to binary code, conditionally “i” bit of which contains two logical functions
Figure 00000018
and the function f 1 (&) - And, the first functional relationship of the function f 1 (&) - And is the output functional relationship of the logical function
Figure 00000019
a functional input connection of which is an input for receiving an analog signal of the ni “i” discharge, characterized in that three additional logical functions f 2 (&) - And, f 3 (&) - And, f 4 (& ) -And and two logical functions f 1 (}) - OR and f 2 (}) - OR, while the functional relationships in the functional structure of logical differentiation are made in accordance with a mathematical model of the form
Figure 00000020

Figure 00000021
RU2006144611/09A 2006-12-15 2006-12-15 Method of logical differentiation of analogue signals equivalent to binary code and device to this end RU2361269C9 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
RU2006144611/09A RU2361269C9 (en) 2006-12-15 2006-12-15 Method of logical differentiation of analogue signals equivalent to binary code and device to this end

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
RU2006144611/09A RU2361269C9 (en) 2006-12-15 2006-12-15 Method of logical differentiation of analogue signals equivalent to binary code and device to this end

Publications (3)

Publication Number Publication Date
RU2006144611A RU2006144611A (en) 2008-06-20
RU2361269C2 RU2361269C2 (en) 2009-07-10
RU2361269C9 true RU2361269C9 (en) 2010-03-10

Family

ID=41045991

Family Applications (1)

Application Number Title Priority Date Filing Date
RU2006144611/09A RU2361269C9 (en) 2006-12-15 2006-12-15 Method of logical differentiation of analogue signals equivalent to binary code and device to this end

Country Status (1)

Country Link
RU (1) RU2361269C9 (en)

Also Published As

Publication number Publication date
RU2006144611A (en) 2008-06-20
RU2361269C2 (en) 2009-07-10

Similar Documents

Publication Publication Date Title
RU2008119742A (en) LOGIC CONVERTER
MY150120A (en) Efficient multiplication-free computation for signal and data processing
RU2443052C1 (en) FUNCTIONAL STRUCTURE OF A TRANSFORMER OF POSITIONAL SYMBOLIC STRUCTURE OF ANALOG SIGNALS ARGUMENTS «±»[ni]f(-1\+1,0,…+1) "ADDITIONAL CODE" INTO FUNCTIONAL STRUCTURE OF CONDITIONALLY NEGATIVE ANALOG SINGALS ARGUMENTS «-»[ni]f(2n) USING ARITHMETICAL ACSIOMS OF TERNARY NOTATION f(+1,0,-1) (VARIANTS)
RU2429522C1 (en) FUNCTIONAL STRUCTURE OF ADDER fi(Σ) OF ARBITRARY "i" BIT FOR LOGIC-DYNAMIC PROCESS OF SUMMATION OF POSITIONAL ARGUMENTS OF TERMS [ni]f(2n) and [mi]f(2n) USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) (VERSIONS OF RUSSIAN LOGIC)
RU2361269C9 (en) Method of logical differentiation of analogue signals equivalent to binary code and device to this end
RU2378682C2 (en) INPUT STRUCTURE FOR PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)(VERSIONS)
RU2386162C2 (en) FUNCTIONAL STRUCTURE OF PARALLEL ADDER FOR MULTIPLICATION, WHEREIN ARGUMENTS OFTERMS OF PARTIAL PRODUCTS ARE ARGUMENTS OF TERNARY NUMBER SYSTEM f(+1,0,-1) IN POSITIONAL-SIGN FORMAT THEREOF f(+/-) (VERSIONS)
RU2362205C2 (en) Method parallel boolean summation of analogue signals of components equivalent to binary number system and device to this end
RU2008119753A (en) BIN NUMBER COMPARATOR
RU2378684C1 (en) FUNCTIONAL INPUT STRUCTURE FOR PARALLEL-SERIAL MULTIPLIER OF POSITION-SIGN SYSTEM f(+/-) FORMAT
RU2450325C2 (en) FUNCTIONAL STRUCTURE FOR LOGIC-DYNAMIC PROCESS OF SERIAL END-TO-END ACTIVATION OF INACTIVE ARGUMENTS "0" OF SECOND INTERMEDIATE SUM +[S2 i]f(&) -AND IN ADDER f(Σ) WITH TRANSFORMATION OF POSITIONAL ARGUMENTS OF TERMS [ni]f(2n) AND [mi]f(2n) (VERSIONS)
RU2517245C9 (en) f3 ADDER FUNCTIONAL STRUCTURE (ΣCD) OF ARBITRARY "g" DIGIT IMPLEMENTING DECODING PROCEDURE FOR ARGUMENTS OF SUMMANDS [1,2Sg h1]f(2n) AND [1,2Sg h2]f(2n) OF POSITION FORMAT "EXTRA CODE RU" BY ARITHMETIC AXIOMS OF TERNARY NOTATION f(+1,0,-1) AND DOUBLE LOGICAL DIFFERENTIATION d1,2/dn → f1,2(+←↓-)d/dn OF ACTIVE ARGUMENTS OF "LEVEL 2" AND REMOVAL OF ACTIVE LOGICAL ZEROES "+1""-1"→"0" IN "LEVEL 1" (VERSIONS OF RUSSIAN LOGIC)
RU2380740C2 (en) FUNCTIONAL STRUCTURE OF POSITION-SIGN ACCUMULATOR f(+/-) FOR COMBINATORIAL MULTIPLIER WHERE SUBPRODUCT OUTPUT ARGUMENTS ARE REPRESENTED IN BINARY FORMAT f(2n) (VERSIONS)
WO2009025281A1 (en) Binary arithmetic coder
RU2480817C1 (en) FUNCTIONAL STRUCTURE OF ADDER f2(ΣCD) OF CONDITIONAL "k" BIT OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF INPUT STRUCTURES OF ARGUMENTS OF TERMS [1,2Sj h1]f(2n) AND [1,2Sj h2]f(2n) OF "COMPLEMENTARY CODE RU" POSITIONAL FORMAT BY APPLYING ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn OF ARGUMENTS IN COMBINED STRUCTURE THEREOF (VERSIONS OF RUSSIAN LOGIC)
RU2429564C1 (en) FUNCTIONAL STRUCTURE OF PROCEDURE OF CONVERTING POSITION CONDITIONALLY NEGATIVE ARGUMENTS «-»[ni]f(2n) INTO STRUCTURE OF ARGUMENTS "COMPLEMENTARY CODE" OF POSITION-SIGN FORMAT USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1,0,-1) (VERSIONS)
RU2480814C1 (en) FUNCTIONAL OUTPUT STRUCTURE OF CONDITIONAL BIT "j" OF ADDER fCD(Σ)RU WITH MAXIMALLY MINIMISED PROCESS CYCLE ∆tΣ FOR ARGUMENTS OF TERMS OF INTERMEDIATE ARGUMENTS (2Sj)2 d1/dn "LEVEL 2" AND (1Sj)2 d1/dn "LEVEL 1" OF SECOND TERM AND INTERMEDIATE ARGUMENTS (2Sj)1 d1/dn "LEVEL 2" AND (1Sj)1 d1/dn "LEVEL 1" OF FIRST TERM OF "COMPLENTARY CODE RU" FORMAT WITH GENERATION OF RESULTANT ARGUMENTS OF SUM (2Sj)f(2n) "LEVEL 2" AND (1Sj)f(2n) "LEVEL 1" IN SAME FORMAT (VERSIONS OF RUSSIAN LOGIC)
RU2424549C1 (en) FUNCTIONAL STRUCTURE OF PRE-ADDER fΣ([mj]&[mj,0]) OF PARALLEL-SERIES MULTIPLIER fΣ(Σ) WITH PROCEDURE FOR LOGIC DIFFERENTIATION d/dn OF FIRST INTERMEDIATE SUM [S1 Σ]f(})- OR STRUCTURE OF ACTIVE ARGUMENTS OF MULTIPLICAND [0,mj]f(2n) and [mj,0]f(2n) (VERSIONS)
RU2476922C1 (en) FUNCTIONAL DESIGN OF ADDER f3(ΣCD)max OF "k" CONDITIONALLY MOST SIGNIFICANT BITS OF PARALLEL-SERIAL MULTIPLIER fΣ(ΣCD), IMPLEMENTING PROCEDURE FOR "DECRYPTION" OF ARGUMENTS OF TERMS [1,2Sg h1] AND [1,2Sg h2] "COMPLEMENTARY CODE RU" BY ARITHMETIC AXIOM OF TERNARY NUMBER SYSTEM f(+1,0,-1) AND LOGIC DIFFERENTIATION d1/dn → f1(+←↓-)d/dn (VERSIONS OF RUSSIAN LOGIC)
RU2429523C1 (en) METHOD FOR LOGIC-DYNAMIC PROCESS OF CONVERTING POSITION CONDITIONALLY NEGATIVE ARGUMENTS OF ANALOGUE SIGNALS «-»[ni]f(2n) TO POSITION-SIGN STRUCTURE OF ARGUMENTS «±»[ni]f(-1\+1,0,…+1) "COMPLEMENTARY CODE" USING ARITHMETIC AXIOMS OF TERNARY NUMBER SYSTEM f(+1, 0,-1) (VERSIONS OF RUSSIAN LOGIC)
RU2362204C1 (en) FUNCTIONAL DESIGN FOR UPDATING ARGUMENTS OF INTERMEDIATE SUM ±[S"i] OF PARALLEL ADDER IN POSITION-SIGN CODES f(+/-)
RU2455760C2 (en) METHOD FOR CONVERSION OF POSITION-SYMBOLIC STRUCTURES OF +[ni]f(2n) AND -[ni]f(2n) ANALOG SIGNAL ARGUMENTS INTO ±[ni]f(2n) ANALOG SIGNAL ARGUMENTS STRUCTURE OF "ADDITIONAL CODE" USING ARITHMETIC AXIOMS OF TERNARY NOTATION f(+1, 0,-1) (VERSIONS OF RUSSIAN LOGIC)
DE602005014130D1 (en) METHOD FOR REDUCING QUANTIZATION RISKS
RU2427027C1 (en) One-bit full adder
RU2484519C1 (en) One-bit full modulo adder

Legal Events

Date Code Title Description
TH4A Reissue of patent specification