RU1837329C - Device for tracing contours of two-dimensional objects - Google Patents

Description

cl

WITH

The invention relates to computer technology and can be used in specialized computing .ix image processing systems.

An object of the invention is to increase the reliability of tracking a contour of a volume on a hexagonal raster.

In FIG. 1 shows a block diagram of a device; in FIG. 2 - constructive use of the processing unit; in FIG. 3 is an embodiment of a control unit.

The device includes a control unit 1J, the first group of keys 2 connected by the sixth control link 3, the output bus 4, the code register of the previous step 5, which receives the initial value via the input data bus 6, intermediate values along the input bus 7, the processing unit 8, on which code values are received on bus 9

of the previous step, and control bus 10 is connected via control bus 10 (including line 17. 24, 25, 26, 27) to the control unit. The fifth control link 11 controls the process of writing information to the register 5 from the side of the control unit 1. Bus 12 provides the interface of the control device, and bus 13 addresses the computer. In this case, the processing unit 8 contains a node for comparison with zero 14, a second group of keys 15, the control inputs of which are connected by communication 16 to the first output of the node 14, the second output 17 of this node is connected with the first control input of the control unit, the information output bus 18 the second group of keys, the counter of the number of units of the code 19, having an information output bus 20, the first adder 21 modulo six with the output bus 22 and VT00

CL VI CJ

GO

Yu

The adder 23 modulo six, as well as control links 24 ... 27 with 1 ... 4 outputs of the control unit for synchronizing the operation of nodes 19, 21, 23, T4, respectively, logic element I 41, the first six inputs of which are connected to the corresponding input bus lines of device 6, the seventh input is combined with the control input 27 of the comparison node with zero 14. OR gate 42, the first input of which is connected to the output of the AND gate 41, and the second input is connected to the second output 43 of the zero comparison node 14, and the output is connected to the first control input at the control unit 17.

The control unit comprises an address generating unit 28, with an information output 29, a third group of keys 30, an associative memory unit 31, an information write bus 32 to the associative memory unit, an attribute sign output 33 of the associative memory unit, OR logic element 34, having two direct and one inverse input and direct output 35, a synchronization node 36, synchronizing the block 31 on the circuit 37, the node 28 on the circuit 38, controlled from the computer control bus on the circuit 39 and signaling the completion of the calculation step to the computer control bus on chain 40.

The nodes 2, 5, 14, 15, 21, 23, 30, 34 are made according to the standard scheme, block 31 is also according to the standard scheme using well-known engineering solutions, the counter 19 is implemented based on the known solution, the node 28 is implemented in software, and the node 36 implemented using well-known engineering solutions to implement a timing diagram.

The device operates as follows,

The device implements the following heuristic algorithm for selecting the contour of a two-dimensional object on a hexagonal raster. If the image is represented by a two-level matrix (O or 1) with the size of the PCP and any two neighboring points of the contour of the object are known in the contrast image, then to select the contour and present it as a Fremen code, which is determined by the transitions (see Fig. 4), you need to know the number of unit boundary points of the image K relative to point C and the value of the Fremen code for the previous step RM. In this case, to obtain the next code value, one must evaluate the expression

RM-RI + K + A, (1)

where is a constant.

All components of this expression are three-digit binary numbers, and the summation is carried out modulo six.

If for each point C we have a vector of 5 boundary values of dimension six, then we determine the number of units in it, we get K. By choosing the affine coordinate system and arranging the boundary points in vector C as follows: the first component

0 is the vector value of the boundary with a given point C in the direction 1, the second in the direction 2, and so on, the pole in the direction O.

In RAM for each J-ro element

5 image matrix stored its vector value

Ј G, if C 1 bj JO, if C 0 On the control bus 12 from the computer, control signals are sent to the second control input of the control unit 1 (Fig. 1), along the circuit 39 start the synchronization node 36, which generates a control pulse via circuit 11 to register 5 and circuit 27 to node 14 and

5 to element 41.

In this case, the initial values of R0 and G0 are received via the data bus (BD) b via the computer RAM (Fig. 2). If Go 0, then on the bus 10 appears the value of the Go code, which is served in

0 counter 19 for counting units in the code. According to the control signal transmitted on the circuit 24, the operation is performed in block 19 to calculate the number of units in the code, the result on the circuit 20 is transmitted to the adder

5 21 modulo six, where, when control signal 25 is present, folding is performed with a constant equal to two (010). The results of modulo-six addition from node 21 are supplied via bus 22 to the input of the node

0 23, where, upon the arrival of the control signal along circuit 26, a modulo-six summation is performed with a code coming from register 5. The summation results via bus 7 are sent to the address generating unit 28

5 (UVA) (FIG. 3). The features of the UVA device are determined by the type of computer RAM. In particular, for type ZD RAM, the main elements of the UVA are a decoder and two reversible counters, into which base addresses are preliminarily written in accordance with the calculated value of the Freeman code, the yek is shown in the table.

For example, if the RAM page is given

Type 5 ZD has a capacity of 1K, and the base address is 0100, 0010, then after modifying the address in the UVA with the value of the Freeman code equal to 1, the new address is 0101, 0011.

The new address value is compared in block 31 with the addresses that were registered there, that is, the addresses of the boundaries of the informational array and the addresses of the previous contour points, if this is not the first step. If such a coincidence takes place, that is, we poured onto the image border or closed 1 loop along the contour, if the addresses do not coincide for two different steps, then the presence of a zero output signal on line 33 allows via logic element 34 and a circuit 41 to signal to the computer the termination of the loop. A signal is also sent to the same element from node 14 along line 17 to interrupt the contouring program if it either goes to the background part of the image or to the inside of the object.

If a match does not occur in block 31, then a single signal at the output through Chain 33 opens the third group of keys 36 and in block 31, the next address is written, which is also issued to the computer address bus to read the next value.

The synchronization unit supports the control signals for the operation of the blocks and units of the device, and also exchanges control information with the control device.

Formula of the invention

A device for tracking the contours of two-dimensional objects, comprising a control unit, a switching unit, a register, and a processing unit for a vector of an image element, the first and second inputs of which are connected respectively to the information input of the device and the output of the register, the first information input of which is connected to 1 information input device, the second information input of the register is connected to the first output of the image processing unit vector processing unit, with the information-L input of the switching unit and from the JDOM input of the unit command board, from the first to the ninth outputs of which are connected respectively with the control input of the switching unit, the input of the register record, the first, second, third and fourth synchronization inputs of the processing unit E of the image element vector, with the address

the output of the device, the output of the end of the loop allocation and the clock output of the device, the output of the commutation unit; connected to the information output of the device, the start input of the device is the start input of the control unit, and the image processing unit vector processing unit contains a switch, the information input of which is the first input of the image processing unit vector and connected to the information input of the zero-comparison circuit, the sync input and the first output of which is connected respectively to the fourth sync input of the image element vector processing unit and the control input of the switch, the output of which is connected to information a counter input, the sync input of which is connected to the first sync input of the image element vector processing unit, the second output of which is connected to the interrupt sign of the control unit, characterized in that, in order to increase the reliability of tracking the contour on the hexagonal raster by detecting a type of transition to the image area object - the processing unit of the image element vector, the AND element, the OR element, two adders modulo six are introduced, the first input of the And element connected to the first input of the block, w the swarm input and output of the AND element are connected respectively to the fourth clock input of the block and the first input of the OR element, the second input and output of which are connected respectively to the second output of the comparison circuit with zero and the second output of the block, the counter output is connected to the information input of the first adder modulo six the output of which is connected to the first information input of the second adder modulo six, the second information input and output of which is the second input of the block and the seventh output of the block, respectively, the second and third whose inputs are respectively the sync inputs of the first and second adders modulo six.

6

shd

10 FIG. I

e.Z.

f

And.

3

Figure 4

f