PT681274E - PRE-PURCHASED LETTER WITH BINARY VALUE UNITS AND METHOD FOR CHANGING NOT A QUANTITY REPRESENTED BY BINARY VALUE UNITS - Google Patents
PRE-PURCHASED LETTER WITH BINARY VALUE UNITS AND METHOD FOR CHANGING NOT A QUANTITY REPRESENTED BY BINARY VALUE UNITSInfo
- Publication number
- PT681274E PT681274E PT95105700T PT95105700T PT681274E PT 681274 E PT681274 E PT 681274E PT 95105700 T PT95105700 T PT 95105700T PT 95105700 T PT95105700 T PT 95105700T PT 681274 E PT681274 E PT 681274E
- Authority
- PT
- Portugal
- Prior art keywords
- binary value
- value units
- register
- data
- purchased
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07F—COIN-FREED OR LIKE APPARATUS
- G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
- G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
- G07F7/0866—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means by active credit-cards adapted therefor
Abstract
A storage module (1) and an access module (2) are interconnected by data and control signal lines (3). The register block (6) of the storage module comprises N value registers (W1-WN) each contg. n binary storage cells (E1-En). These are nonvolatile and any failure or removal of the power supply results in no loss of data from either the register block cells or those (M2-MN) of the mark register (7). Data can be shifted to the next higher register (e.g. W2) where the state of a particular cell and the associated bit of the mark register are inverted in uninterruptable execution steps. <IMAGE>
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH142594 | 1994-05-06 | ||
CH305294 | 1994-10-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
PT681274E true PT681274E (en) | 2005-10-31 |
Family
ID=25687619
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PT95105700T PT681274E (en) | 1994-05-06 | 1995-04-15 | PRE-PURCHASED LETTER WITH BINARY VALUE UNITS AND METHOD FOR CHANGING NOT A QUANTITY REPRESENTED BY BINARY VALUE UNITS |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP0681274B1 (en) |
AT (1) | ATE297577T1 (en) |
CZ (1) | CZ286328B6 (en) |
DE (1) | DE59511003D1 (en) |
FI (1) | FI952166A (en) |
NO (1) | NO307633B1 (en) |
PT (1) | PT681274E (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ATE73946T1 (en) * | 1987-12-17 | 1992-04-15 | Siemens Ag | METHOD AND CIRCUIT FOR MANIPULATION-PROTECTED INVALIDATION OF EE-PROM MEMORIES. |
FR2678094B1 (en) * | 1991-06-20 | 1993-10-08 | France Telecom | DATA COUNTING MEMORY CARD AND READING APPARATUS. |
FR2698468B1 (en) * | 1992-11-20 | 1995-03-10 | Monetel | Method of managing Boullier type memory cards. |
-
1995
- 1995-04-15 EP EP95105700A patent/EP0681274B1/en not_active Expired - Lifetime
- 1995-04-15 PT PT95105700T patent/PT681274E/en unknown
- 1995-04-15 DE DE59511003T patent/DE59511003D1/en not_active Expired - Fee Related
- 1995-04-15 AT AT95105700T patent/ATE297577T1/en not_active IP Right Cessation
- 1995-05-05 NO NO951777A patent/NO307633B1/en not_active IP Right Cessation
- 1995-05-05 FI FI952166A patent/FI952166A/en unknown
- 1995-05-05 CZ CZ19951177A patent/CZ286328B6/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
CZ117795A3 (en) | 1996-02-14 |
EP0681274A2 (en) | 1995-11-08 |
NO951777L (en) | 1995-11-07 |
EP0681274A3 (en) | 1998-06-03 |
CZ286328B6 (en) | 2000-03-15 |
ATE297577T1 (en) | 2005-06-15 |
FI952166A0 (en) | 1995-05-05 |
NO951777D0 (en) | 1995-05-05 |
DE59511003D1 (en) | 2005-07-14 |
NO307633B1 (en) | 2000-05-02 |
EP0681274B1 (en) | 2005-06-08 |
FI952166A (en) | 1995-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
HK1001481A1 (en) | Eeprom system with bit error detecting function | |
DE69516881T2 (en) | STORAGE DEVICE AND DATA PROCESSING SYSTEM WITH SUCH A STORAGE DEVICE | |
TW332292B (en) | Method and apparatus for programming memory devices | |
TW330265B (en) | Semiconductor apparatus | |
EP1016981A4 (en) | Agent learning machine | |
DE69105334T2 (en) | Stacked bit line architecture for high density memory cell matrix of the "cross-point" type. | |
DE50212947D1 (en) | Method for transmitting data over a data bus | |
DE69425367D1 (en) | Read circuit for memory matrix cell | |
KR860008559A (en) | Semiconductor memory | |
TW358210B (en) | A memory device having a hierarchical bit line | |
DE9219070U1 (en) | Subunit for an electrical device | |
EP0062547A3 (en) | Memory circuit | |
PT681274E (en) | PRE-PURCHASED LETTER WITH BINARY VALUE UNITS AND METHOD FOR CHANGING NOT A QUANTITY REPRESENTED BY BINARY VALUE UNITS | |
DE69629430D1 (en) | Exchange semiconductor read-only memory | |
EP0715310A3 (en) | Improvements in or relating to memory devices | |
JPS57208697A (en) | Semiconductor storage device | |
ATE193783T1 (en) | SEMICONDUCTOR STORAGE DEVICE | |
JPS5528191A (en) | Memory unit | |
DE69413459D1 (en) | Memory circuit for parallel data output | |
SU968854A1 (en) | Igfe-transistor based storage cell | |
SU1023394A1 (en) | Two-channel storage | |
JPS6441599A (en) | Time switch circuit | |
ATE136668T1 (en) | CIRCUIT FOR SECURE INPUT AND/OR OUTPUT OF BINARY DATA | |
JPS56169287A (en) | Static memory | |
ATE159634T1 (en) | METHOD FOR BROADCASTING MESSAGE CELLS TRANSMITTED BY AN ASYNCHRONOUS TRANSMISSION METHOD |