DE59511003D1 - Value card with binary value units and method for shifting a value shown on the value card with binary value units - Google Patents
Value card with binary value units and method for shifting a value shown on the value card with binary value unitsInfo
- Publication number
- DE59511003D1 DE59511003D1 DE59511003T DE59511003T DE59511003D1 DE 59511003 D1 DE59511003 D1 DE 59511003D1 DE 59511003 T DE59511003 T DE 59511003T DE 59511003 T DE59511003 T DE 59511003T DE 59511003 D1 DE59511003 D1 DE 59511003D1
- Authority
- DE
- Germany
- Prior art keywords
- value
- units
- binary
- card
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07F—COIN-FREED OR LIKE APPARATUS
- G07F7/00—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus
- G07F7/08—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means
- G07F7/0866—Mechanisms actuated by objects other than coins to free or to actuate vending, hiring, coin or paper currency dispensing or refunding apparatus by coded identity card or credit card or other personal identification means by active credit-cards adapted therefor
Abstract
A storage module (1) and an access module (2) are interconnected by data and control signal lines (3). The register block (6) of the storage module comprises N value registers (W1-WN) each contg. n binary storage cells (E1-En). These are nonvolatile and any failure or removal of the power supply results in no loss of data from either the register block cells or those (M2-MN) of the mark register (7). Data can be shifted to the next higher register (e.g. W2) where the state of a particular cell and the associated bit of the mark register are inverted in uninterruptable execution steps. <IMAGE>
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CH142594 | 1994-05-06 | ||
CH305294 | 1994-10-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
DE59511003D1 true DE59511003D1 (en) | 2005-07-14 |
Family
ID=25687619
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DE59511003T Expired - Fee Related DE59511003D1 (en) | 1994-05-06 | 1995-04-15 | Value card with binary value units and method for shifting a value shown on the value card with binary value units |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP0681274B1 (en) |
AT (1) | ATE297577T1 (en) |
CZ (1) | CZ286328B6 (en) |
DE (1) | DE59511003D1 (en) |
FI (1) | FI952166A (en) |
NO (1) | NO307633B1 (en) |
PT (1) | PT681274E (en) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ATE73946T1 (en) * | 1987-12-17 | 1992-04-15 | Siemens Ag | METHOD AND CIRCUIT FOR MANIPULATION-PROTECTED INVALIDATION OF EE-PROM MEMORIES. |
FR2678094B1 (en) * | 1991-06-20 | 1993-10-08 | France Telecom | DATA COUNTING MEMORY CARD AND READING APPARATUS. |
FR2698468B1 (en) * | 1992-11-20 | 1995-03-10 | Monetel | Method of managing Boullier type memory cards. |
-
1995
- 1995-04-15 EP EP95105700A patent/EP0681274B1/en not_active Expired - Lifetime
- 1995-04-15 PT PT95105700T patent/PT681274E/en unknown
- 1995-04-15 DE DE59511003T patent/DE59511003D1/en not_active Expired - Fee Related
- 1995-04-15 AT AT95105700T patent/ATE297577T1/en not_active IP Right Cessation
- 1995-05-05 NO NO951777A patent/NO307633B1/en not_active IP Right Cessation
- 1995-05-05 FI FI952166A patent/FI952166A/en unknown
- 1995-05-05 CZ CZ19951177A patent/CZ286328B6/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
CZ117795A3 (en) | 1996-02-14 |
EP0681274A2 (en) | 1995-11-08 |
PT681274E (en) | 2005-10-31 |
NO951777L (en) | 1995-11-07 |
EP0681274A3 (en) | 1998-06-03 |
CZ286328B6 (en) | 2000-03-15 |
ATE297577T1 (en) | 2005-06-15 |
FI952166A0 (en) | 1995-05-05 |
NO951777D0 (en) | 1995-05-05 |
NO307633B1 (en) | 2000-05-02 |
EP0681274B1 (en) | 2005-06-08 |
FI952166A (en) | 1995-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69516881D1 (en) | STORAGE DEVICE AND DATA PROCESSING SYSTEM WITH SUCH A STORAGE DEVICE | |
DE69330042D1 (en) | Electronic control circuits for an active matrix component and method for self-testing and programming of such circuits | |
DE3484170D1 (en) | SYSTEM FOR EXCHANGING INFORMATION WITH ELECTRONIC LABELS. | |
TW332292B (en) | Method and apparatus for programming memory devices | |
DE69421429T2 (en) | Semiconductor memory with built-in parallel bit check mode | |
KR880008333A (en) | Semiconductor memory | |
DE68924637D1 (en) | Memory arrangement for multiprocessor systems. | |
DE69421856D1 (en) | Read / write memory with negative feedback dummy memory circuit | |
DE69412230D1 (en) | Method for programming redundancy registers in a column redundancy circuit for a semiconductor memory device | |
KR850003007A (en) | Test and repair method and device of data processing system | |
DE9219070U1 (en) | Subunit for an electrical device | |
DE69922818D1 (en) | METHOD AND CIRCUIT FOR BLOCK-DESCRIBING STORAGE WITH A WIDE DATA BUS | |
DE59511003D1 (en) | Value card with binary value units and method for shifting a value shown on the value card with binary value units | |
EP0062547A3 (en) | Memory circuit | |
DE69627595D1 (en) | Semiconductor memory and method for replacing a redundant memory cell | |
KR910008566A (en) | Second Adjacent Communication Network, System, and Method for Synchronous Vector Processor | |
ATE67892T1 (en) | INTEGRATED SEMICONDUCTOR MEMORY. | |
JPS54142938A (en) | Pattern generation system for display unit | |
EP0715310A3 (en) | Improvements in or relating to memory devices | |
DE59701848D1 (en) | SEMICONDUCTOR STORAGE DEVICE | |
DE69327955D1 (en) | DATA TRANSFER SYSTEM FOR AN ACTUATING SYSTEM IN AN ENVIRONMENT INFLUENCED BY FAULTS | |
JPS5528191A (en) | Memory unit | |
SU978139A2 (en) | Homogeneous medium element | |
AT389408B (en) | CIRCUIT ARRANGEMENT FOR TEMPORARY STORING OF BINAER-CODED MESSAGES OR DATA SIGNALS SUBMITTED BY LINE SECTIONS IN SWITCHING SYSTEMS | |
JPS55122293A (en) | Memory control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
8364 | No opposition during term of opposition | ||
8339 | Ceased/non-payment of the annual fee |