PT3574521T - Método de inserção de um fio numa ranhura de um chip semicondutor e equipamento para a realização de tal método - Google Patents
Método de inserção de um fio numa ranhura de um chip semicondutor e equipamento para a realização de tal métodoInfo
- Publication number
- PT3574521T PT3574521T PT187030754T PT18703075T PT3574521T PT 3574521 T PT3574521 T PT 3574521T PT 187030754 T PT187030754 T PT 187030754T PT 18703075 T PT18703075 T PT 18703075T PT 3574521 T PT3574521 T PT 3574521T
- Authority
- PT
- Portugal
- Prior art keywords
- implementing
- wire
- piece
- groove
- equipment
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/18—Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form
- G05B19/4097—Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form characterised by using design data to control NC machines, e.g. CAD/CAM
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/02—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the selection of materials, e.g. to avoid wear during transport through the machine
- G06K19/027—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the selection of materials, e.g. to avoid wear during transport through the machine the material being suitable for use as a textile, e.g. woven-based RFID-like labels designed for attachment to laundry items
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
- G06K19/07773—Antenna details
- G06K19/07775—Antenna details the antenna being on-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- D—TEXTILES; PAPER
- D02—YARNS; MECHANICAL FINISHING OF YARNS OR ROPES; WARPING OR BEAMING
- D02G—CRIMPING OR CURLING FIBRES, FILAMENTS, THREADS, OR YARNS; YARNS OR THREADS
- D02G3/00—Yarns or threads, e.g. fancy yarns; Processes or apparatus for the production thereof, not otherwise provided for
- D02G3/44—Yarns or threads characterised by the purpose for which they are designed
- D02G3/441—Yarns or threads with antistatic, conductive or radiation-shielding properties
-
- D—TEXTILES; PAPER
- D10—INDEXING SCHEME ASSOCIATED WITH SUBLASSES OF SECTION D, RELATING TO TEXTILES
- D10B—INDEXING SCHEME ASSOCIATED WITH SUBLASSES OF SECTION D, RELATING TO TEXTILES
- D10B2401/00—Physical properties
- D10B2401/18—Physical properties including electronic components
-
- D—TEXTILES; PAPER
- D10—INDEXING SCHEME ASSOCIATED WITH SUBLASSES OF SECTION D, RELATING TO TEXTILES
- D10B—INDEXING SCHEME ASSOCIATED WITH SUBLASSES OF SECTION D, RELATING TO TEXTILES
- D10B2403/00—Details of fabric structure established in the fabric forming process
- D10B2403/02—Cross-sectional features
- D10B2403/024—Fabric incorporating additional compounds
- D10B2403/0243—Fabric incorporating additional compounds enhancing functional properties
- D10B2403/02431—Fabric incorporating additional compounds enhancing functional properties with electronic components, e.g. sensors or switches
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/30—Nc systems
- G05B2219/45—Nc applications
- G05B2219/45031—Manufacturing semiconductor wafers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05571—Disposition the external layer being disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48105—Connecting bonding areas at different heights
- H01L2224/48106—Connecting bonding areas at different heights the connector being orthogonal to a side surface of the semiconductor or solid-state body, e.g. parallel layout
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48138—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate the wire connector connecting to a bonding area disposed in a recess of the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
- H01L2224/48139—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate with an intermediate bond, e.g. continuous wire daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4899—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
- H01L2224/48991—Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on the semiconductor or solid-state body to be connected
- H01L2224/48993—Alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85007—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector involving a permanent auxiliary member being left in the finished device, e.g. aids for holding or protecting the wire connector during or after the bonding process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85136—Aligning involving guiding structures, e.g. spacers or supporting members
- H01L2224/85138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8512—Aligning
- H01L2224/85143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8536—Bonding interfaces of the semiconductor or solid state body
- H01L2224/85365—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/858—Bonding techniques
- H01L2224/85801—Soldering or alloying
- H01L2224/85815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Theoretical Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Automation & Control Theory (AREA)
- Human Computer Interaction (AREA)
- Textile Engineering (AREA)
- Wire Bonding (AREA)
- Manufacturing Of Printed Wiring (AREA)
- Wire Processing (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1750728A FR3062515B1 (fr) | 2017-01-30 | 2017-01-30 | Procede d'insertion d'un fil dans une rainure d'une puce de semi-conducteur, et equipement pour la mise en œuvre d’un tel procede. |
Publications (1)
Publication Number | Publication Date |
---|---|
PT3574521T true PT3574521T (pt) | 2022-05-23 |
Family
ID=59253593
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PT187030754T PT3574521T (pt) | 2017-01-30 | 2018-01-25 | Método de inserção de um fio numa ranhura de um chip semicondutor e equipamento para a realização de tal método |
Country Status (9)
Country | Link |
---|---|
US (2) | US11209799B2 (pt) |
EP (1) | EP3574521B1 (pt) |
JP (1) | JP7222918B2 (pt) |
CN (1) | CN110326100B (pt) |
ES (1) | ES2914322T3 (pt) |
FR (1) | FR3062515B1 (pt) |
PL (1) | PL3574521T3 (pt) |
PT (1) | PT3574521T (pt) |
WO (1) | WO2018138437A1 (pt) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3062515B1 (fr) | 2017-01-30 | 2019-11-01 | Primo1D | Procede d'insertion d'un fil dans une rainure d'une puce de semi-conducteur, et equipement pour la mise en œuvre d’un tel procede. |
US11443160B2 (en) | 2019-09-18 | 2022-09-13 | Sensormatic Electronics, LLC | Systems and methods for laser tuning and attaching RFID tags to products |
US10970613B1 (en) | 2019-09-18 | 2021-04-06 | Sensormatic Electronics, LLC | Systems and methods for providing tags adapted to be incorporated with or in items |
FR3103043B1 (fr) | 2019-11-08 | 2022-08-05 | Primo1D | Etiquette electronique d’identification comprenant un dispositif electronique d’identification filaire, procede de fabrication d’une telle etiquette et piece textile munie d’une telle etiquette. |
FR3103293B1 (fr) * | 2019-11-19 | 2022-07-08 | Commissariat Energie Atomique | Étiquette de radio-identification |
FR3103630B1 (fr) | 2019-11-22 | 2022-06-03 | Primo1D | Puce fonctionnelle adaptee pour etre assemblee a des elements filaires, et procede de fabrication d’une telle puce |
US11055588B2 (en) | 2019-11-27 | 2021-07-06 | Sensormatic Electronics, LLC | Flexible water-resistant sensor tag |
FR3107131B1 (fr) | 2020-02-12 | 2022-01-21 | F S P One | Objet instrumenté et ensemble d’instrumentation pour cet objet |
FR3119944B1 (fr) | 2021-02-15 | 2023-02-10 | Primo1D | Dispositif d'émission-réception radiofréquence utilisant une antenne composée d’un fil textile et d’un ruban conducteur et étiquette électronique associée |
US11755874B2 (en) | 2021-03-03 | 2023-09-12 | Sensormatic Electronics, LLC | Methods and systems for heat applied sensor tag |
FR3131253B1 (fr) | 2021-12-23 | 2024-01-05 | Primo1D | Pneumatique équipée d’un dispositif d'émission-réception radiofréquence |
US11869324B2 (en) | 2021-12-23 | 2024-01-09 | Sensormatic Electronics, LLC | Securing a security tag into an article |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5254165A (en) * | 1975-10-29 | 1977-05-02 | Murata Manufacturing Co | Apparatus for continuously fixing plurality of electronic parts on tapelike holder |
JPH05235099A (ja) * | 1992-02-21 | 1993-09-10 | Toshiba Corp | 半導体実装回路装置 |
JP3648277B2 (ja) * | 1995-01-12 | 2005-05-18 | 株式会社東芝 | 半導体装置 |
TW490825B (en) * | 2001-04-26 | 2002-06-11 | Advanced Semiconductor Eng | Electronic packaging structure |
JP2004265888A (ja) * | 2003-01-16 | 2004-09-24 | Sony Corp | 半導体装置及びその製造方法 |
TWI317548B (en) * | 2003-05-27 | 2009-11-21 | Megica Corp | Chip structure and method for fabricating the same |
JP2007096087A (ja) * | 2005-09-29 | 2007-04-12 | Nec Electronics Corp | 半導体装置の製造方法 |
FR2905518B1 (fr) | 2006-08-29 | 2008-12-26 | Commissariat Energie Atomique | Puce microelectronique a faces laterales munies de rainures et procede de fabrication |
FR2917895B1 (fr) | 2007-06-21 | 2010-04-09 | Commissariat Energie Atomique | Procede de fabrication d'un assemblage de puces reliees mecaniquement au moyen d'une connexion souple |
FR2928491A1 (fr) | 2008-03-06 | 2009-09-11 | Commissariat Energie Atomique | Procede et dispositif de fabrication d'un assemblage d'au moins deux puces microelectroniques |
CN101562159A (zh) * | 2008-04-16 | 2009-10-21 | 联测科技股份有限公司 | 半导体装置及其制法 |
US8471713B2 (en) | 2009-07-24 | 2013-06-25 | Cercacor Laboratories, Inc. | Interference detector for patient monitor |
JP5693605B2 (ja) | 2009-12-09 | 2015-04-01 | コミサリア ア レネルジー アトミック エ オ ゼネルジー アルテルナティブCommissariat Al’Energie Atomique Et Aux Energiesalternatives | 太陽電池、複数の電池をアセンブルする方法、及び、複数の太陽電池のアセンブリ |
FR2954588B1 (fr) * | 2009-12-23 | 2014-07-25 | Commissariat Energie Atomique | Procede d'assemblage d'au moins une puce avec un element filaire, puce electronique a element de liaison deformable, procede de fabrication d'une pluralite de puces, et assemblage d'au moins une puce avec un element filaire |
US8241964B2 (en) * | 2010-05-13 | 2012-08-14 | Stats Chippac, Ltd. | Semiconductor device and method of embedding bumps formed on semiconductor die into penetrable adhesive layer to reduce die shifting during encapsulation |
EP2390194B1 (en) | 2010-05-25 | 2019-12-25 | Commissariat à l'Énergie Atomique et aux Énergies Alternatives | Apparatus for assembling chip devices on wires |
FR2961947B1 (fr) | 2010-06-24 | 2013-03-15 | Commissariat Energie Atomique | Incorporation d'elements a puce dans un fil guipe |
FR2964786B1 (fr) * | 2010-09-09 | 2013-03-15 | Commissariat Energie Atomique | Procédé de réalisation d'éléments a puce munis de rainures d'insertion de fils |
KR101167429B1 (ko) * | 2010-10-11 | 2012-07-19 | 삼성전기주식회사 | 반도체 패키지의 제조방법 |
FR2986372B1 (fr) * | 2012-01-31 | 2014-02-28 | Commissariat Energie Atomique | Procede d'assemblage d'un element a puce micro-electronique sur un element filaire, installation permettant de realiser l'assemblage |
FR2995721B1 (fr) * | 2012-09-17 | 2014-11-21 | Commissariat Energie Atomique | Capot pour dispositif a rainure et a puce, dispositif equipe du capot, assemblage du dispositif avec un element filaire et procede de fabrication |
FR3062515B1 (fr) * | 2017-01-30 | 2019-11-01 | Primo1D | Procede d'insertion d'un fil dans une rainure d'une puce de semi-conducteur, et equipement pour la mise en œuvre d’un tel procede. |
US11157566B2 (en) * | 2019-08-30 | 2021-10-26 | Afilias Limited | Real time exchange of update information over a network using web sockets coupled to a message queue |
-
2017
- 2017-01-30 FR FR1750728A patent/FR3062515B1/fr not_active Expired - Fee Related
-
2018
- 2018-01-25 PT PT187030754T patent/PT3574521T/pt unknown
- 2018-01-25 PL PL18703075T patent/PL3574521T3/pl unknown
- 2018-01-25 JP JP2019561374A patent/JP7222918B2/ja active Active
- 2018-01-25 WO PCT/FR2018/050166 patent/WO2018138437A1/fr unknown
- 2018-01-25 US US16/481,754 patent/US11209799B2/en active Active
- 2018-01-25 ES ES18703075T patent/ES2914322T3/es active Active
- 2018-01-25 CN CN201880008903.0A patent/CN110326100B/zh active Active
- 2018-01-25 EP EP18703075.4A patent/EP3574521B1/fr active Active
-
2021
- 2021-11-12 US US17/525,517 patent/US11822309B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
EP3574521B1 (fr) | 2022-03-09 |
EP3574521A1 (fr) | 2019-12-04 |
US20190391560A1 (en) | 2019-12-26 |
PL3574521T3 (pl) | 2022-07-04 |
FR3062515B1 (fr) | 2019-11-01 |
ES2914322T3 (es) | 2022-06-09 |
CN110326100A (zh) | 2019-10-11 |
US11209799B2 (en) | 2021-12-28 |
FR3062515A1 (fr) | 2018-08-03 |
CN110326100B (zh) | 2023-08-15 |
JP2020505714A (ja) | 2020-02-20 |
WO2018138437A1 (fr) | 2018-08-02 |
US20220066416A1 (en) | 2022-03-03 |
US11822309B2 (en) | 2023-11-21 |
JP7222918B2 (ja) | 2023-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
PL3574521T3 (pl) | Sposób wprowadzania drutu do rowka chipa półprzewodnikowego i urządzenie do stosowania takiego sposobu | |
SG10201913388VA (en) | Semiconductor package and method of forming the same | |
SG10201913140RA (en) | Semiconductor package and method of forming the same | |
EP3266043C0 (en) | ELECTROMAGNETICALLY SHIELDED SEMICONDUCTOR CIRCUIT ELEMENT PACKAGE AND METHOD FOR MANUFACTURING SAME | |
SG10201707563VA (en) | Method of manufacturing semiconductor package | |
SG10201700013VA (en) | Semiconductor memory device and method for manufacturing same | |
EP3580778C0 (en) | APPARATUS AND METHOD FOR STACKING SEMICONDUCTOR DEVICES | |
TWI562323B (en) | Semiconductor device package and method of manufacturing the same | |
SG10201605337UA (en) | Manufacturing method of semiconductor device | |
ZA201802189B (en) | Method for embedding integrated circuit flip chip | |
GB2573215B (en) | Semiconductor manufacturing method and semiconductor manufacturing device | |
SG10201700215TA (en) | Package wafer processing method | |
SG10201700762PA (en) | Semiconductor package and method of manufacturing semiconductor package | |
SG10201906679RA (en) | Chip manufacturing method | |
IL274331A (en) | Burning method and semiconductor manufacturing method | |
ZA202103391B (en) | A circuit chip and a method of operating it | |
IL257070B (en) | A method of manufacturing a semiconductor device with an integrated circuit and a semiconductor device with an integrated circuit | |
SG11202111780XA (en) | Semiconductor device manufacturing device and manufacturing method | |
GB201712147D0 (en) | Semiconductor device and manufacturing method | |
SG11202103941PA (en) | Semiconductor device manufacturing method | |
SG11201910866XA (en) | Semiconductor device and manufacturing method | |
TWI562255B (en) | Chip package structure and manufacturing method thereof | |
SG11202005230TA (en) | Wire saw apparatus and method for manufacturing wafer | |
SG10202011910VA (en) | Device chip manufacturing method | |
PL3585581T3 (pl) | Sposób enkapsulacji |