NL8303734A - Vrij toegankelijk geheugen. - Google Patents

Vrij toegankelijk geheugen. Download PDF

Info

Publication number
NL8303734A
NL8303734A NL8303734A NL8303734A NL8303734A NL 8303734 A NL8303734 A NL 8303734A NL 8303734 A NL8303734 A NL 8303734A NL 8303734 A NL8303734 A NL 8303734A NL 8303734 A NL8303734 A NL 8303734A
Authority
NL
Netherlands
Prior art keywords
memory
bytes
byte
line
transceivers
Prior art date
Application number
NL8303734A
Other languages
English (en)
Dutch (nl)
Original Assignee
Raytheon Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Raytheon Co filed Critical Raytheon Co
Publication of NL8303734A publication Critical patent/NL8303734A/nl

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
  • Communication Control (AREA)
  • Small-Scale Networks (AREA)
NL8303734A 1982-11-01 1983-10-28 Vrij toegankelijk geheugen. NL8303734A (nl)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US43814282 1982-11-01
US06/438,142 US4507731A (en) 1982-11-01 1982-11-01 Bidirectional data byte aligner

Publications (1)

Publication Number Publication Date
NL8303734A true NL8303734A (nl) 1984-06-01

Family

ID=23739412

Family Applications (1)

Application Number Title Priority Date Filing Date
NL8303734A NL8303734A (nl) 1982-11-01 1983-10-28 Vrij toegankelijk geheugen.

Country Status (7)

Country Link
US (1) US4507731A (ja)
JP (1) JPS5998262A (ja)
CA (1) CA1205207A (ja)
DE (1) DE3339645A1 (ja)
FR (1) FR2535506B1 (ja)
GB (1) GB2131578B (ja)
NL (1) NL8303734A (ja)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58182754A (ja) * 1982-04-19 1983-10-25 Hitachi Ltd 演算処理装置
US4750154A (en) * 1984-07-10 1988-06-07 Prime Computer, Inc. Memory alignment system and method
US4683534A (en) * 1985-06-17 1987-07-28 Motorola, Inc. Method and apparatus for interfacing buses of different sizes
DE3635074A1 (de) * 1986-10-15 1988-04-21 Itt Ind Gmbh Deutsche Speicheranordnung mit einem speicherarray
US4959771A (en) * 1987-04-10 1990-09-25 Prime Computer, Inc. Write buffer for a digital processing system
US4954983A (en) * 1987-10-13 1990-09-04 Tektronix, Inc. Data driver for multiple mode buffered processor-peripheral data transfer with selective return of data to processor
US5073969A (en) * 1988-08-01 1991-12-17 Intel Corporation Microprocessor bus interface unit which changes scheduled data transfer indications upon sensing change in enable signals before receiving ready signal
US4979148A (en) * 1988-12-09 1990-12-18 International Business Machines Corporation Increasing options in mapping ROM in computer memory space
US5201043A (en) * 1989-04-05 1993-04-06 Intel Corporation System using both a supervisor level control bit and a user level control bit to enable/disable memory reference alignment checking
US6038584A (en) * 1989-11-17 2000-03-14 Texas Instruments Incorporated Synchronized MIMD multi-processing system and method of operation
US5168561A (en) * 1990-02-16 1992-12-01 Ncr Corporation Pipe-line method and apparatus for byte alignment of data words during direct memory access transfers
JP2606942B2 (ja) * 1990-02-22 1997-05-07 株式会社東芝 Ｄｍａコントローラ
US5442769A (en) * 1990-03-13 1995-08-15 At&T Corp. Processor having general registers with subdivisions addressable in instructions by register number and subdivision type
EP0871108B1 (en) * 1991-03-11 2000-09-13 MIPS Technologies, Inc. Backward-compatible computer architecture with extended word size and address space
US5699544A (en) * 1993-06-24 1997-12-16 Discovision Associates Method and apparatus for using a fixed width word for addressing variable width data
US5861894A (en) * 1993-06-24 1999-01-19 Discovision Associates Buffer manager
CA2145363C (en) * 1994-03-24 1999-07-13 Anthony Mark Jones Ram interface
CA2145379C (en) * 1994-03-24 1999-06-08 William P. Robbins Method and apparatus for addressing memory
TW321744B (ja) * 1994-04-01 1997-12-01 Ibm
US5687328A (en) * 1995-05-16 1997-11-11 National Semiconductor Corporation Method and apparatus for aligning data for transfer between a source memory and a destination memory over a multibit bus
WO1996038782A2 (en) * 1995-05-26 1996-12-05 National Semiconductor Corporation Apparatus and method for efficiently determining addresses for misaligned data stored in memory
US6119213A (en) * 1995-06-07 2000-09-12 Discovision Associates Method for addressing data having variable data width using a fixed number of bits for address and width defining fields
DE19525104A1 (de) * 1995-06-29 1997-01-09 Hartmann & Braun Ag Verfahren zum Adressieren von Speicherstellen
DE19525099C2 (de) * 1995-06-29 2002-09-19 Abb Patent Gmbh Verfahren zum Zugriff auf Speicherstellen
US6125435A (en) * 1995-09-13 2000-09-26 Lexar Media, Inc. Alignment of cluster address to block addresses within a semiconductor non-volatile mass storage memory
US6122717A (en) * 1996-06-17 2000-09-19 Integrated Device Technology, Inc. Methods and apparatus for a memory that supports a variable number of bytes per logical cell and a variable number of cells
US6523080B1 (en) 1996-07-10 2003-02-18 International Business Machines Corporation Shared bus non-sequential data ordering method and apparatus
US5995579A (en) * 1996-12-19 1999-11-30 Vlsi Technology, Inc. Barrel shifter, circuit and method of manipulating a bit pattern
US6078937A (en) 1996-12-19 2000-06-20 Vlsi Technology, Inc. Barrel shifter, circuit and method of manipulating a bit pattern
US5961628A (en) * 1997-01-28 1999-10-05 Samsung Electronics Co., Ltd. Load and store unit for a vector processor
US7197625B1 (en) * 1997-10-09 2007-03-27 Mips Technologies, Inc. Alignment and ordering of vector elements for single instruction multiple data processing
US5864703A (en) 1997-10-09 1999-01-26 Mips Technologies, Inc. Method for providing extended precision in SIMD vector arithmetic operations
US7181484B2 (en) * 2001-02-21 2007-02-20 Mips Technologies, Inc. Extended-precision accumulation of multiplier output
US7599981B2 (en) * 2001-02-21 2009-10-06 Mips Technologies, Inc. Binary polynomial multiplier
US7711763B2 (en) * 2001-02-21 2010-05-04 Mips Technologies, Inc. Microprocessor instructions for performing polynomial arithmetic operations
US7162621B2 (en) * 2001-02-21 2007-01-09 Mips Technologies, Inc. Virtual instruction expansion based on template and parameter selector information specifying sign-extension or concentration
US6820186B2 (en) * 2001-03-26 2004-11-16 Sun Microsystems, Inc. System and method for building packets
US6912173B2 (en) * 2001-06-29 2005-06-28 Broadcom Corporation Method and system for fast memory access
WO2018044391A1 (en) * 2016-09-02 2018-03-08 Rambus Inc. Memory component with input/output data rate alignment

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3405396A (en) * 1966-04-29 1968-10-08 Scient Data Systems Inc Digital data processing systems
US3602896A (en) * 1969-06-30 1971-08-31 Ibm Random access memory with flexible data boundaries
US3781812A (en) * 1971-06-28 1973-12-25 Burroughs Corp Addressing system responsive to a transfer vector for accessing a memory
US3858183A (en) * 1972-10-30 1974-12-31 Amdahl Corp Data processing system and method therefor
US4156905A (en) * 1974-02-28 1979-05-29 Ncr Corporation Method and apparatus for improving access speed in a random access memory
US4020470A (en) * 1975-06-06 1977-04-26 Ibm Corporation Simultaneous addressing of different locations in a storage unit
US4079451A (en) * 1976-04-07 1978-03-14 Honeywell Information Systems Inc. Word, byte and bit indexed addressing in a data processing system
US4099253A (en) * 1976-09-13 1978-07-04 Dynage, Incorporated Random access memory with bit or byte addressing capability
US4092728A (en) * 1976-11-29 1978-05-30 Rca Corporation Parallel access memory system
DE2656086C2 (de) * 1976-12-10 1986-08-28 Siemens AG, 1000 Berlin und 8000 München Rechenanlage
US4131940A (en) * 1977-07-25 1978-12-26 International Business Machines Corporation Channel data buffer apparatus for a digital data processing system
US4247920A (en) * 1979-04-24 1981-01-27 Tektronix, Inc. Memory access system
EP0032136B1 (en) * 1980-01-08 1990-10-10 Honeywell Bull Inc. Memory system
US4520439A (en) * 1981-01-05 1985-05-28 Sperry Corporation Variable field partial write data merge
CA1183275A (en) * 1981-10-02 1985-02-26 Martin J. Schwartz Byte addressable memory for variable length instructions and data
GB2117945A (en) * 1982-04-01 1983-10-19 Raytheon Co Memory data transfer

Also Published As

Publication number Publication date
JPS5998262A (ja) 1984-06-06
FR2535506A1 (fr) 1984-05-04
DE3339645A1 (de) 1984-07-12
CA1205207A (en) 1986-05-27
FR2535506B1 (fr) 1988-11-10
GB2131578A (en) 1984-06-20
US4507731A (en) 1985-03-26
GB8328517D0 (en) 1983-11-23
GB2131578B (en) 1986-10-15

Similar Documents

Publication Publication Date Title
NL8303734A (nl) Vrij toegankelijk geheugen.
US5615382A (en) Data transfer system for buffering and selectively manipulating the size of data blocks being transferred between a processor and a system bus of a computer system
US4323965A (en) Sequential chip select decode apparatus and method
EP0023568A2 (en) Data interface mechanism for interfacing bit-parallel data buses of different bit width
US4658350A (en) Extended addressing apparatus and method for direct storage access devices
US4115854A (en) Channel bus controller
US5261077A (en) Configurable data path arrangement for resolving data type incompatibility
US5410677A (en) Apparatus for translating data formats starting at an arbitrary byte position
US4646237A (en) Data handling system for handling data transfers between a cache memory and a main memory
KR880001171B1 (ko) 순차적인 워어드가 정열된 어드레스 지정장치
DE69130932T2 (de) Speichersystem
KR100721582B1 (ko) 직렬 입/출력 인터페이스를 가진 멀티 포트 메모리 소자
EP0629952B1 (en) Variable interleaving level memory and related configuration unit
WO1997034233A1 (en) Method and apparatus for performing direct memory access (dma) byte swapping
US4796222A (en) Memory structure for nonsequential storage of block bytes in multi-bit chips
US6038637A (en) Universal DRAM address multiplexer
EP0212152B1 (en) Microprocessor assisted memory to memory move apparatus
US20050180240A1 (en) Method and system for fast memory access
CA2026741C (en) Main storage memory cards having single bit set and reset functions
US6282604B1 (en) Memory controller and method for meory devices with mutliple banks of memory cells
US5687328A (en) Method and apparatus for aligning data for transfer between a source memory and a destination memory over a multibit bus
US5825788A (en) Data ordering for cache data transfer
US4875157A (en) Alternate memory addressing for information storage and retrieval
US5608882A (en) Arrangement for transmitting data over a bus
US4839793A (en) Multiple computer interface

Legal Events

Date Code Title Description
A85 Still pending on 85-01-01
BV The patent application has lapsed