NL7611057A - Werkwijze voor de vervaardiging van een halfgeleiderinrichting. - Google Patents

Werkwijze voor de vervaardiging van een halfgeleiderinrichting.

Info

Publication number
NL7611057A
NL7611057A NL7611057A NL7611057A NL7611057A NL 7611057 A NL7611057 A NL 7611057A NL 7611057 A NL7611057 A NL 7611057A NL 7611057 A NL7611057 A NL 7611057A NL 7611057 A NL7611057 A NL 7611057A
Authority
NL
Netherlands
Prior art keywords
semi
manufacture
conductor device
conductor
Prior art date
Application number
NL7611057A
Other languages
English (en)
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of NL7611057A publication Critical patent/NL7611057A/nl

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/22Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
    • H01L21/225Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
    • H01L21/2251Diffusion into or out of group IV semiconductors
    • H01L21/2254Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides
    • H01L21/2255Diffusion into or out of group IV semiconductors from or through or into an applied layer, e.g. photoresist, nitrides the applied layer comprising oxides only, e.g. P2O5, PSG, H3BO3, doped oxides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/31051Planarisation of the insulating layers
    • H01L21/31053Planarisation of the insulating layers involving a dielectric removal step
    • H01L21/31055Planarisation of the insulating layers involving a dielectric removal step the removal being a chemical etching step, e.g. dry etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76819Smoothing of the dielectric

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Element Separation (AREA)
  • Weting (AREA)
NL7611057A 1975-10-11 1976-10-06 Werkwijze voor de vervaardiging van een halfgeleiderinrichting. NL7611057A (nl)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP50121833A JPS5246784A (en) 1975-10-11 1975-10-11 Process for production of semiconductor device

Publications (1)

Publication Number Publication Date
NL7611057A true NL7611057A (nl) 1977-04-13

Family

ID=14821047

Family Applications (1)

Application Number Title Priority Date Filing Date
NL7611057A NL7611057A (nl) 1975-10-11 1976-10-06 Werkwijze voor de vervaardiging van een halfgeleiderinrichting.

Country Status (3)

Country Link
US (1) US4039359A (nl)
JP (1) JPS5246784A (nl)
NL (1) NL7611057A (nl)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2440076A1 (fr) * 1977-06-21 1980-05-23 Philips Nv Dispositif semi-conducteur et son procede de fabrication

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4179311A (en) * 1977-01-17 1979-12-18 Mostek Corporation Method of stabilizing semiconductor device by converting doped poly-Si to polyoxides
JPS5577132A (en) * 1978-12-07 1980-06-10 Nec Corp Manufacture of semiconductor device
GB2042801B (en) * 1979-02-13 1983-12-14 Standard Telephones Cables Ltd Contacting semicnductor devices
US4284659A (en) * 1980-05-12 1981-08-18 Bell Telephone Laboratories Insulation layer reflow
US4539744A (en) * 1984-02-03 1985-09-10 Fairchild Camera & Instrument Corporation Semiconductor planarization process and structures made thereby
US4612701A (en) * 1984-03-12 1986-09-23 Harris Corporation Method to reduce the height of the bird's head in oxide isolated processes
US4671851A (en) * 1985-10-28 1987-06-09 International Business Machines Corporation Method for removing protuberances at the surface of a semiconductor wafer using a chem-mech polishing technique
US5256895A (en) * 1987-02-24 1993-10-26 Sgs-Thomson Microelectronics, Inc. Pad oxide protect sealed interface isolation
US4988405A (en) * 1989-12-21 1991-01-29 At&T Bell Laboratories Fabrication of devices utilizing a wet etchback procedure
US6780718B2 (en) * 1993-11-30 2004-08-24 Stmicroelectronics, Inc. Transistor structure and method for making same
US5795400A (en) 1994-05-16 1998-08-18 Berger; Mitchell H. Method for recycling coolant for a cutting machine

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3660156A (en) * 1970-08-19 1972-05-02 Monsanto Co Semiconductor doping compositions
NL7204741A (nl) * 1972-04-08 1973-10-10
US3832246A (en) * 1972-05-22 1974-08-27 Bell Telephone Labor Inc Methods for making avalanche diodes
GB1437112A (en) * 1973-09-07 1976-05-26 Mullard Ltd Semiconductor device manufacture
DE2409910C3 (de) * 1974-03-01 1979-03-15 Siemens Ag, 1000 Berlin Und 8000 Muenchen Verfahren zum Herstellen einer Halbleiteranordnung
US4002511A (en) * 1975-04-16 1977-01-11 Ibm Corporation Method for forming masks comprising silicon nitride and novel mask structures produced thereby
US3961999A (en) * 1975-06-30 1976-06-08 Ibm Corporation Method for forming recessed dielectric isolation with a minimized "bird's beak" problem

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2440076A1 (fr) * 1977-06-21 1980-05-23 Philips Nv Dispositif semi-conducteur et son procede de fabrication

Also Published As

Publication number Publication date
JPS5411232B2 (nl) 1979-05-12
US4039359A (en) 1977-08-02
JPS5246784A (en) 1977-04-13

Similar Documents

Publication Publication Date Title
NL7602960A (nl) Werkwijze ter vervaardiging van een halfgeleider- inrichting.
NL7601438A (nl) Werkwijze voor de vervaardiging van een rekbare film.
NL7610068A (nl) Werkwijze voor de bereiding van een vinylideen- fluoridepolymeerhars.
NL7807983A (nl) Werkwijze voor de vervaardiging van een halfgeleiderin- richting.
NL7506594A (nl) Werkwijze voor het vervaardigen van een halfge- leiderinrichting en halfgeleiderinrichting ver- vaardigd met behulp van de werkwijze.
NL7604632A (nl) Werkwijze voor de vervaardiging van een half- geleiderinrichting en een halfgeleiderinrich- ting volgens deze werkwijze verkregen.
NL7601830A (nl) Werkwijze voor de vervaardiging van een siliciumhalfgeleider.
NL7609420A (nl) Werkwijze voor de vervaardiging van een half-geleiderinrichting.
NL7513161A (nl) Werkwijze ter vervaardiging van een halfgeleider- inrichting, en inrichting vervaardigd volgens de werkwijze.
NL7601576A (nl) Werkwijze voor het maken van een halfgeleider- -inrichting.
NL7608923A (nl) Werkwijze voor het vervaardigen van een halfgeleiderinrichting.
NL7610947A (nl) Werkwijze ter vervaardiging van een halfge- leiderinrichting.
NL7603592A (nl) Werkwijze voor de bereiding van een vormmassa op basis van polybutyleentereftalaat.
NL7611057A (nl) Werkwijze voor de vervaardiging van een halfgeleiderinrichting.
NL182476C (nl) Werkwijze voor de bereiding van een 4-halogeen-beta-pyron.
NL7611928A (nl) Werkwijze voor de vervaardiging van een halfge- leiderinrichting.
NL7603732A (nl) Vervaardiging van een halfgeleiderinrichting.
NL7614594A (nl) Werkwijze voor de vervaardiging van een halfge- leiderinrichting en een halfgeleiderinrichting op deze wijze verkregen.
NL7604652A (nl) Werkwijze voor de vervaardiging van halfgelei- ders.
NL7608064A (nl) Werkwijze voor de bereiding van een peptide.
NL7611144A (nl) Werkwijze voor de vervaardiging van een gevormd voorwerp.
NL165891C (nl) Werkwijze voor de vervaardiging van een halfgeleider- inrichting.
NL7508339A (nl) Werkwijze voor de bereiding van een copolymeer.
NL7510565A (nl) Werkwijze voor de vervaardiging van een multichip-bedrading.
NL7611354A (nl) Werkwijze voor de vervaardiging van compound- -foelies.

Legal Events

Date Code Title Description
BV The patent application has lapsed