NL188668B - Werkwijze voor de vervaardiging van een halfgeleiderinrichting. - Google Patents
Werkwijze voor de vervaardiging van een halfgeleiderinrichting.Info
- Publication number
- NL188668B NL188668B NLAANVRAGE7707780,A NL7707780A NL188668B NL 188668 B NL188668 B NL 188668B NL 7707780 A NL7707780 A NL 7707780A NL 188668 B NL188668 B NL 188668B
- Authority
- NL
- Netherlands
- Prior art keywords
- manufacturing
- semiconductor device
- semiconductor
- Prior art date
Links
- 238000004519 manufacturing process Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3144—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers on silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76205—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO in a region being recessed from the surface, e.g. in a recess, groove, tub or trench region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8222—Bipolar technology
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8248—Combination of bipolar and field-effect technology
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Bipolar Transistors (AREA)
- Element Separation (AREA)
- Weting (AREA)
- Bipolar Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7621646A FR2358748A1 (fr) | 1976-07-15 | 1976-07-15 | Procede d'autoalignement des elements d'un dispositif semi-conducteur et dispositif realise suivant ce procede |
Publications (3)
Publication Number | Publication Date |
---|---|
NL7707780A NL7707780A (nl) | 1978-01-17 |
NL188668B true NL188668B (nl) | 1992-03-16 |
NL188668C NL188668C (nl) | 1992-08-17 |
Family
ID=9175756
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NLAANVRAGE7707780,A NL188668C (nl) | 1976-07-15 | 1977-07-13 | Werkwijze voor de vervaardiging van een halfgeleiderinrichting. |
Country Status (7)
Country | Link |
---|---|
US (1) | US4443933A (nl) |
JP (1) | JPS6026301B2 (nl) |
CA (1) | CA1094429A (nl) |
DE (1) | DE2729973C2 (nl) |
FR (1) | FR2358748A1 (nl) |
GB (1) | GB1580657A (nl) |
NL (1) | NL188668C (nl) |
Families Citing this family (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4135954A (en) * | 1977-07-12 | 1979-01-23 | International Business Machines Corporation | Method for fabricating self-aligned semiconductor devices utilizing selectively etchable masking layers |
JPS55163400A (en) * | 1979-06-07 | 1980-12-19 | Tokyo Sogo Keibi Hoshiyou Kk | Liquid leak detection method in pipe line |
US4443932A (en) * | 1982-01-18 | 1984-04-24 | Motorla, Inc. | Self-aligned oxide isolated process and device |
JPS58127374A (ja) * | 1982-01-25 | 1983-07-29 | Hitachi Ltd | 半導体装置の製造方法 |
DE3272436D1 (en) * | 1982-05-06 | 1986-09-11 | Itt Ind Gmbh Deutsche | Method of making a monolithic integrated circuit with at least one isolated gate field effect transistor and one bipolar transistor |
JPS5955052A (ja) * | 1982-09-24 | 1984-03-29 | Hitachi Ltd | 半導体集積回路装置の製造方法 |
DE3369030D1 (en) * | 1983-04-18 | 1987-02-12 | Itt Ind Gmbh Deutsche | Method of making a monolithic integrated circuit comprising at least one insulated gate field-effect transistor |
NL188923C (nl) * | 1983-07-05 | 1992-11-02 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting. |
US4486266A (en) * | 1983-08-12 | 1984-12-04 | Tektronix, Inc. | Integrated circuit method |
US4569117A (en) * | 1984-05-09 | 1986-02-11 | Texas Instruments Incorporated | Method of making integrated circuit with reduced narrow-width effect |
US4663832A (en) * | 1984-06-29 | 1987-05-12 | International Business Machines Corporation | Method for improving the planarity and passivation in a semiconductor isolation trench arrangement |
US4797372A (en) * | 1985-11-01 | 1989-01-10 | Texas Instruments Incorporated | Method of making a merge bipolar and complementary metal oxide semiconductor transistor device |
US4669179A (en) * | 1985-11-01 | 1987-06-02 | Advanced Micro Devices, Inc. | Integrated circuit fabrication process for forming a bipolar transistor having extrinsic base regions |
US4692344A (en) * | 1986-02-28 | 1987-09-08 | Rca Corporation | Method of forming a dielectric film and semiconductor device including said film |
US5023690A (en) * | 1986-10-24 | 1991-06-11 | Texas Instruments Incorporated | Merged bipolar and complementary metal oxide semiconductor transistor device |
US5055417A (en) * | 1987-06-11 | 1991-10-08 | National Semiconductor Corporation | Process for fabricating self-aligned high performance lateral action silicon-controlled rectifier and static random access memory cells |
DE3885658T2 (de) * | 1987-06-11 | 1994-06-01 | Fairchild Semiconductor | Herstellung einer Halbleiterstruktur. |
US6232232B1 (en) * | 1998-04-07 | 2001-05-15 | Micron Technology, Inc. | High selectivity BPSG to TEOS etchant |
US6660655B2 (en) * | 1999-10-12 | 2003-12-09 | Taiwan Semiconductor Manufacturing Company | Method and solution for preparing SEM samples for low-K materials |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3576630A (en) * | 1966-10-29 | 1971-04-27 | Nippon Electric Co | Photo-etching process |
US3488564A (en) * | 1968-04-01 | 1970-01-06 | Fairchild Camera Instr Co | Planar epitaxial resistors |
BE758009A (fr) * | 1969-10-27 | 1971-04-26 | Western Electric Co | Dispositif a impedance reglable pour circuit integre |
JPS5012995B1 (nl) * | 1970-02-09 | 1975-05-16 | ||
US3708360A (en) * | 1970-06-09 | 1973-01-02 | Texas Instruments Inc | Self-aligned gate field effect transistor with schottky barrier drain and source |
NL173110C (nl) * | 1971-03-17 | 1983-12-01 | Philips Nv | Werkwijze ter vervaardiging van een halfgeleiderinrichting, waarbij op een oppervlak van een halfgeleiderlichaam een uit ten minste twee deellagen van verschillend materiaal samengestelde maskeringslaag wordt aangebracht. |
US3748187A (en) * | 1971-08-03 | 1973-07-24 | Hughes Aircraft Co | Self-registered doped layer for preventing field inversion in mis circuits |
US3860466A (en) * | 1971-10-22 | 1975-01-14 | Texas Instruments Inc | Nitride composed masking for integrated circuits |
US3899363A (en) * | 1974-06-28 | 1975-08-12 | Ibm | Method and device for reducing sidewall conduction in recessed oxide pet arrays |
US3948694A (en) * | 1975-04-30 | 1976-04-06 | Motorola, Inc. | Self-aligned method for integrated circuit manufacture |
US4135954A (en) * | 1977-07-12 | 1979-01-23 | International Business Machines Corporation | Method for fabricating self-aligned semiconductor devices utilizing selectively etchable masking layers |
-
1976
- 1976-07-15 FR FR7621646A patent/FR2358748A1/fr active Granted
-
1977
- 1977-07-02 DE DE2729973A patent/DE2729973C2/de not_active Expired
- 1977-07-07 CA CA282,208A patent/CA1094429A/en not_active Expired
- 1977-07-12 GB GB29189/77A patent/GB1580657A/en not_active Expired
- 1977-07-13 NL NLAANVRAGE7707780,A patent/NL188668C/nl not_active IP Right Cessation
- 1977-07-15 JP JP52084322A patent/JPS6026301B2/ja not_active Expired
-
1982
- 1982-04-12 US US06/367,506 patent/US4443933A/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
JPS6026301B2 (ja) | 1985-06-22 |
DE2729973A1 (de) | 1978-01-19 |
NL188668C (nl) | 1992-08-17 |
FR2358748A1 (fr) | 1978-02-10 |
NL7707780A (nl) | 1978-01-17 |
GB1580657A (en) | 1980-12-03 |
JPS5310289A (en) | 1978-01-30 |
CA1094429A (en) | 1981-01-27 |
DE2729973C2 (de) | 1987-03-26 |
FR2358748B1 (nl) | 1978-12-15 |
US4443933A (en) | 1984-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL185376C (nl) | Werkwijze ter vervaardiging van een halfgeleiderinrichting. | |
NL176818C (nl) | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. | |
NL186984C (nl) | Werkwijze voor het vervaardigen van een transistorinrichting. | |
NL7609815A (nl) | Werkwijze voor het vervaardigen van een half- geleiderinrichting en halfgeleiderinrichting vervaardigd met behulp van de werkwijze. | |
NL7810373A (nl) | Werkwijze voor het vervaardigen van een halfgeleider- inrichting. | |
NL187328C (nl) | Werkwijze ter vervaardiging van een halfgeleiderinrichting. | |
NL177094B (nl) | Werkwijze voor het vervaardigen van een verpakking. | |
NL186478C (nl) | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. | |
NL183869C (nl) | Werkwijze voor het vervaardigen van een semipermeabel membraan. | |
NL7708157A (nl) | Werkwijze voor het monteren van een depper. | |
NL184755C (nl) | Werkwijze voor de vorming van kontakten voor de verbindingsdelen van een halfgeleiderinrichting. | |
NL187373C (nl) | Werkwijze voor vervaardiging van een halfgeleiderinrichting. | |
NL188668C (nl) | Werkwijze voor de vervaardiging van een halfgeleiderinrichting. | |
NL176416C (nl) | Werkwijze voor het vervaardigen van een thermo-electrische halfgeleiderinrichting. | |
NL186352C (nl) | Werkwijze ter vervaardiging van een halfgeleiderinrichting. | |
NL7812385A (nl) | Werkwijze voor het vervaardigen van een halfgeleider- inrichting. | |
NL186662C (nl) | Werkwijze ter vervaardiging van een halfgeleiderinrichting. | |
NL188774C (nl) | Werkwijze voor het vervaardigen van een samengestelde halfgeleiderinrichting. | |
NL7609607A (nl) | Werkwijze voor het vervaardigen van een half- geleiderinrichting en halfgeleiderinrichting vervaardigd met behulp van de werkwijze. | |
NL188124C (nl) | Werkwijze voor het vervaardigen van een halfgeleiderinrichting van het ladinggekoppelde type. | |
NL7509464A (nl) | Werkwijze voor het vervaardigen van een half- geleiderinrichting. | |
NL174452C (nl) | Werkwijze voor de vervaardiging van een vermiculietprodukt. | |
NL7505134A (nl) | Werkwijze voor het vervaardigen van een half- geleiderinrichting. | |
NL186208C (nl) | Werkwijze voor de vervaardiging van een snelle halfgeleider-gelijkrichter. | |
NL7710635A (nl) | Werkwijze voor het vervaardigen van een halfgeleiderinrichting. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
BA | A request for search or an international-type search has been filed | ||
BB | A search report has been drawn up | ||
BC | A request for examination has been filed | ||
A85 | Still pending on 85-01-01 | ||
V1 | Lapsed because of non-payment of the annual fee |