MX9306800A - Un ordenamiento para verificar el error de los digitos binarios en unequipo interruptor. - Google Patents

Un ordenamiento para verificar el error de los digitos binarios en unequipo interruptor.

Info

Publication number
MX9306800A
MX9306800A MX9306800A MX9306800A MX9306800A MX 9306800 A MX9306800 A MX 9306800A MX 9306800 A MX9306800 A MX 9306800A MX 9306800 A MX9306800 A MX 9306800A MX 9306800 A MX9306800 A MX 9306800A
Authority
MX
Mexico
Prior art keywords
error
switch equipment
verify
order
binary digits
Prior art date
Application number
MX9306800A
Other languages
English (en)
Inventor
Leif Mikeael Larsson
Eva Charlotte Westerlund
Kerstin Elisabeth Alvage
Raimo Lakevi Sissonen
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of MX9306800A publication Critical patent/MX9306800A/es

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/555—Error detection
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0045—Arrangements at the receiver end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/0078—Avoidance of errors by organising the transmitted data in a format specifically designed to deal with errors, e.g. location
    • H04L1/0079—Formats for control data
    • H04L1/0082—Formats for control data fields explicitly indicating existence of error in data being transmitted, e.g. so that downstream stations can avoid decoding erroneous packet; relays
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00—Arrangements for monitoring or testing data switching networks
    • H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
    • H04L43/0823—Errors, e.g. transmission errors
    • H04L43/0847—Transmission error
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/55—Prevention, detection or correction of errors
    • H04L49/557—Error correction, e.g. fault recovery or fault tolerance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Environmental & Geological Engineering (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Detection And Correction Of Errors (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
  • Selective Calling Equipment (AREA)

Abstract

La invención se refiere a un dispositivo para rectificar los errores debit que aparecen en las celdas de datos, que se utiliza en un equipointerruptor (2), el cual forma parte de un sistema de telecomunicación(1). El primer medio (100) se utiliza para detectar los errores de bit queaparecen en las celdas de datos dentro de una parte (33) que transportainformación a ésta, y cuando se detecta un error de bit, un segundo medio(102,103) se ordena para notar este error de bit en una unidad de registrode errores de bit (102). Se utiliza una unidad (100) para corregir dichaparte que transporta la información (33) y/o corregir dicho error de bit.
MX9306800A 1992-11-24 1993-10-29 Un ordenamiento para verificar el error de los digitos binarios en unequipo interruptor. MX9306800A (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9203528A SE470544B (sv) 1992-11-24 1992-11-24 För en bitfelsövervakning i en väljarutrustning avsedd anordning

Publications (1)

Publication Number Publication Date
MX9306800A true MX9306800A (es) 1995-01-31

Family

ID=20387916

Family Applications (1)

Application Number Title Priority Date Filing Date
MX9306800A MX9306800A (es) 1992-11-24 1993-10-29 Un ordenamiento para verificar el error de los digitos binarios en unequipo interruptor.

Country Status (13)

Country Link
US (1) US5537428A (es)
EP (1) EP0671093B1 (es)
JP (1) JP3200439B2 (es)
KR (1) KR100265575B1 (es)
CN (1) CN1051891C (es)
AU (1) AU674370B2 (es)
BR (1) BR9307512A (es)
DE (1) DE69333437D1 (es)
FI (1) FI952514A (es)
MX (1) MX9306800A (es)
NO (1) NO952046L (es)
SE (1) SE470544B (es)
WO (1) WO1994013082A1 (es)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SE503589C2 (sv) * 1994-02-10 1996-07-15 Ericsson Telefon Ab L M Förfarande och anordning för övervakning av ett minne
US7190681B1 (en) * 1996-07-10 2007-03-13 Wu William W Error coding in asynchronous transfer mode, internet and satellites
US6148422A (en) * 1997-10-07 2000-11-14 Nortel Networks Limited Telecommunication network utilizing an error control protocol
US6209112B1 (en) * 1998-07-31 2001-03-27 Lucent Technologies Inc. Apparatus and method for reducing power consumption of an error-correcting decoder
US6434191B1 (en) * 1999-09-30 2002-08-13 Telcordia Technologies, Inc. Adaptive layered coding for voice over wireless IP applications
US6973084B1 (en) * 2000-02-23 2005-12-06 Cypress Semiconductor Corp. Hybrid data transport scheme over optical networks
US6771663B1 (en) 2000-02-23 2004-08-03 Cypress Semiconductor Corp. Hybrid data transport scheme over optical networks
US6778561B1 (en) 2000-02-23 2004-08-17 Cypress Semiconductor Corp. Hybrid data transport scheme over optical networks
US7006525B1 (en) 2000-02-23 2006-02-28 Cypress Semiconductor Corp. Hybrid data transport scheme over optical networks
US6847644B1 (en) 2000-02-23 2005-01-25 Cypress Semiconductor Corp. Hybrid data transport scheme over optical networks
US6999479B1 (en) 2000-02-23 2006-02-14 Cypress Semiconductor Corp. Hybrid data transport scheme over optical networks
US6894970B1 (en) * 2000-10-31 2005-05-17 Chiaro Networks, Ltd. Router switch fabric protection using forward error correction
US20020194363A1 (en) * 2001-06-14 2002-12-19 Cypress Semiconductor Corp. Programmable protocol processing engine for network packet devices
US20020191621A1 (en) * 2001-06-14 2002-12-19 Cypress Semiconductor Corp. Programmable protocol processing engine for network packet devices
JP4918824B2 (ja) * 2006-08-18 2012-04-18 富士通株式会社 メモリコントローラおよびメモリ制御方法
CN104717031B (zh) * 2013-12-12 2018-06-26 华为终端（东莞）有限公司 流媒体报文的处理方法、WiFi芯片及移动终端
EP3358483B1 (de) * 2017-02-06 2021-10-20 Siemens Healthcare GmbH Übertragen eines datensatzes

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4451827A (en) * 1981-09-22 1984-05-29 The Johns Hopkins University Local area communication network
JPS5866448A (ja) * 1981-10-16 1983-04-20 Hitachi Ltd パケット交換における誤り検出方式
US4712215A (en) * 1985-12-02 1987-12-08 Advanced Micro Devices, Inc. CRC calculation machine for separate calculation of checkbits for the header packet and data packet
US4712214A (en) * 1986-01-10 1987-12-08 International Business Machines Corporation Protocol for handling transmission errors over asynchronous communication lines
US4862461A (en) * 1987-01-12 1989-08-29 International Business Machines Corp. Packet switch network protocol
US5010553A (en) * 1988-12-05 1991-04-23 Compuquest, Inc. High speed, error-free data transmission system and method
ATE127986T1 (de) * 1989-06-16 1995-09-15 Siemens Ag Verfahren und schaltungsanordnung für das weiterleiten von nach einem asynchronen transfermodus übertragenen zellen.
US5119370A (en) * 1989-09-28 1992-06-02 Northern Telecom Limited Switching node for a communications switching network
US5182752A (en) * 1990-06-29 1993-01-26 Digital Equipment Corporation Method and apparatus for transferring data between a data bus and a data storage device
JP3001953B2 (ja) * 1990-10-20 2000-01-24 富士通株式会社 仮想識別子変換装置
US5130984A (en) * 1990-12-18 1992-07-14 Bell Communications Research, Inc. Large fault tolerant packet switch particularly suited for asynchronous transfer mode (ATM) communication
JP2892180B2 (ja) * 1991-04-30 1999-05-17 富士通株式会社 Ａｔｍクロスコネクト装置の監視方式
JP3069389B2 (ja) * 1991-05-27 2000-07-24 富士通株式会社 Ａｔｍセル誤り処理システム
BE1004959A3 (nl) * 1991-06-28 1993-03-02 Bell Telephone Mfg Werkwijze en inrichtingen voor het testen van atm-verbindingen.
US5184347A (en) * 1991-07-09 1993-02-02 At&T Bell Laboratories Adaptive synchronization arrangement

Also Published As

Publication number Publication date
NO952046D0 (no) 1995-05-23
AU5582394A (en) 1994-06-22
SE9203528L (sv) 1994-05-25
AU674370B2 (en) 1996-12-19
CN1090699A (zh) 1994-08-10
JPH08503589A (ja) 1996-04-16
BR9307512A (pt) 1999-08-31
JP3200439B2 (ja) 2001-08-20
KR100265575B1 (ko) 2000-09-15
US5537428A (en) 1996-07-16
SE9203528D0 (sv) 1992-11-24
DE69333437D1 (de) 2004-04-08
CN1051891C (zh) 2000-04-26
FI952514A0 (fi) 1995-05-23
WO1994013082A1 (en) 1994-06-09
EP0671093A1 (en) 1995-09-13
KR950704884A (ko) 1995-11-20
NO952046L (no) 1995-07-21
EP0671093B1 (en) 2004-03-03
SE470544B (sv) 1994-07-25
FI952514A (fi) 1995-05-23

Similar Documents

Publication Publication Date Title
MX9306800A (es) Un ordenamiento para verificar el error de los digitos binarios en unequipo interruptor.
ATE139354T1 (de) Programmierbares fehlerkorrekturgerät innerhalb eines personensuchempfängers
ES2152247T3 (es) Dispositivo de intervencion sobre un terminal que suministra un bien o un servicio.
BR9907562A (pt) Sistema e método de leitura de código integrado melhorado
DE60044458D1 (de) Positionsbestimmung
ATE218221T1 (de) Von der umgebung unabhängiges positionsbestimmungssystem
FR2709003B1 (fr) Dispositif photoréfractif à puits quantiques.
MX9400916A (es) Un metodo y un sistema en un sistema de operacion distribuido.
DE69222554T2 (de) Paritätsprüfungsschaltung für Speicher mit doppelter Gültigkeitsanzeige
SE8700712D0 (sv) Tremodult minnessystem med symbolbreda minneschips och med felskyddsfacilitet, varvid varje symbol bestar av 2?72i+1 bitar
IT8520951A0 (it) Dispositivo di protezione da scariche elettrostatiche, in particolare per circuiti integrati bipolari.
DE69931388D1 (de) Verfahren und system zur erstellung und überprüfung von frankierzeichen
AR246645A1 (es) Un aparato para el almacenamiento intermedio y la verificacion de paridad de datos digitales comunicados entre barras de datos primera y segunda.
DE69410191D1 (de) Auf Übergangspegeldaten basierte OCR-Klassifikation
DE3381152D1 (de) Datenverarbeitungssystem mit fehlersuchfunktion.
AR009852A1 (es) Un procedimiento de proteccion de un modulo de seguridad previsto para cooperar con un dispositivo de procesamiento de informacion y modulo deseguridad que lo utiliza.
ES554563A0 (es) Un circuito de memora expansible
DK0915439T3 (da) Fremgangsmåde og indretning til identificering og deaktivering af et deaktiverbart sikringselement
FR2712414B1 (fr) Commutateur de détection de la présence d'une carte à mémoire électronique dans un dispositif de lecture de cartes.
ES2147767T3 (es) Circuito procesador comprendiendo un primer procesador y sistema comprendiendo el circuito procesador y un segundo procesador.
DK0601659T4 (da) Fremgangsmåde til beskyttelse af et smartcardsystem
ES2072396T3 (es) Aparato decodificador.
KR930019245A (ko) 음감유희장치
Schulz Equivalence of check digit systems over the dicyclic groups of order 8 and 12
ATE111624T1 (de) Schaltungsanordnung zum überwachen einer matrix aus bistabilen matrixpunkten.

Legal Events

Date Code Title Description
FG Grant or registration
MM Annulment or lapse due to non-payment of fees